Scheduled System Maintenance
On Tuesday, May 22, IEEE Xplore will undergo scheduled maintenance. Single article sales and account management will be unavailable
from 6:00am–5:00pm ET. There may be intermittent impact on performance from noon–6:00pm ET.
We apologize for the inconvenience.

The Design and Testing of MIPS-X

Sign In

Full text access may be available.

To access full text, please use your member or institutional sign in.

Formats Non-Member Member
$15 $15
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, books, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

MIPS-X is a high performance RISC microprocessor that can run with a peak throughput of 16 MIPS. The design began in the spring of 1984, and in the summer of 1987 we were able to execute Pascal programs on a prototype system. This paper describes the design of MIPS-X examining the strengths and weaknesses of our tools, methodology and design environment. We found that consistency within a representation and across representations of the design was an important issue and that having an executable description of the design in the form of a functional simulator was key to the success of our project. We describe a technique we call comparison-mode simulation that made final verification and system integration much easier.