Scheduled System Maintenance
On Tuesday, May 22, IEEE Xplore will undergo scheduled maintenance. Single article sales and account management will be unavailable
from 6:00am–5:00pm ET. There may be intermittent impact on performance from noon–6:00pm ET.
We apologize for the inconvenience.

Invited Talk: The Application of Wafer-Scale Technology to Neuromorphic Systems

Sign In

Full text access may be available.

To access full text, please use your member or institutional sign in.

Formats Non-Member Member
$15 $15
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, books, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)

A design approach is proposed for building wafer-scale neuromorphic systems in which the application specific architecture is laser-programmed using additive linking structures to interconnect synaptic weights realized with multiplying analog-to-digital converters. Chip level arrays have been fabricated using two different circuit configurations and small networks have been built and studied. Major unresolved issues include determination of resolution for synaptic weights during learning, development of circuits for on-chip learning, and optimization of tradeoffs among component speed, parallelism and power dissipation.