Impact of containment and deposition method on sub-micron chip-to-wafer self-assembly yield | IEEE Conference Publication | IEEE Xplore