Cart (Loading....) | Create Account
Close category search window
 

Impact of containment and deposition method on sub-micron chip-to-wafer self-assembly yield

Sign In

Full text access may be available.

To access full text, please use your member or institutional sign in.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

3D technologies need a high speed high alignment accuracy chip-to-wafer hybridation technique. This paper will focus on chip-to-wafer self assembly processes coupled with direct bonding hybridation. Submicronic alignment accuracy and a 90 per cent self-assembly process yield are obtained. The self-assembly process yield is analyzed in term of alignment accuracy and direct bonding quality. The impact of the chip's surface state (hydrophilic, hydrophobic, and mixed) on fluid containment efficiency and self-assembly process yield will be discussed. Topological containment (canthotaxis effect) is also evaluated with regards to structures height. Finally, the alignment yield as a function of deposition parameters will be described.

Published in:

3D Systems Integration Conference (3DIC), 2011 IEEE International

Date of Conference:

Jan. 31 2012-Feb. 2 2012

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.