By Topic

A Petri Net and Extended Genetic Algorithm Combined Scheduling Method for Wafer Fabrication

Sign In

Full text access may be available.

To access full text, please use your member or institutional sign in.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Fei Qiao ; Sch. of Electron. & Inf. Eng., Tongji Univ., Shanghai, China ; Yu-min Ma ; Li Li ; Hong-xia Yu

As one of the most complicated manufacturing processes, semiconductor manufacturing consists of four steps, wafer sort, wafer fabrication, assembly, and testing. Among them, wafer fabrication is the most costly, complex, and time consuming step. Its operation management and optimization are challenging modeling and scheduling researchers. To address its modeling issue, a hierarchical colored timed Petri net (HCTPN) is proposed, which can be used to describe various states, behavior and substructures of a wafer fabrication system. To address its scheduling issue, intelligent algorithms are introduced to the proposed HCTPN. An extended genetic algorithm (EGA) embedded scheduling strategy over HCTPN is studied to optimize the combination of scheduling policies. The combined approach can conduct more efficient search with better scheduling performance. At last, a real case is presented to illustrate the results. Based on comparing simulation results of different scheduling strategies, the HCTPN and EGA combined scheduling is proved to be valid and efficient.

Published in:

Automation Science and Engineering, IEEE Transactions on  (Volume:10 ,  Issue: 1 )