Analysis of an all-digital maximum likelihood carrier phase and clock timing synchronizer for eight phase-shift keying modulation | IEEE Journals & Magazine | IEEE Xplore