A wafer level testability approach based on an improved scan insertion technique | IEEE Journals & Magazine | IEEE Xplore