Performances of the Delay-Line Multiplier Circuit for Clock and Carrier Synchronization in Digital Satellite Communications | IEEE Journals & Magazine | IEEE Xplore