Design of a flexible power-saving logic circuit for CMOS microprocessors employing power-down/save feature

A logic circuit to achieve significant power savings during the inactive periods of CMOS microprocessors
({\mu}p's)
is presented. The circuit employs the built-in power-down/power-save feature of the
{\mu}p
.