A methodology for custom VLSI layout | IEEE Journals & Magazine | IEEE Xplore