MACTIS-A mask checking timing simulator

A new timing simulator is described for mask design verification of MOS/LSI before fabrication. Each circuit node is treated as the output of a multi-input transmission gate. Applying a macromodel technique to this transmission gate, it is possible to perform cost-effective timing simulation of the LS1 having up to 10 000 transistors.