Cart (Loading....) | Create Account
Close category search window
 

An improved successive-approximation register design for use in A/D converters

Sign In

Full text access may be available.

To access full text, please use your member or institutional sign in.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)

An improved design for a successive-approximation register (SAR) for use in A/D converters is presented. Thne proposed design is suitable forI^{2}Limplementation such that a definite savings in devices is obtained over previous designs using the separate sequencer and code register approach. This particular design scheme operates in a fully synchronous mode with the clock allowing a reduction in propagation delay to be realized.

Published in:

Circuits and Systems, IEEE Transactions on  (Volume:25 ,  Issue: 7 )

Date of Publication:

Jul 1978

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.