SiC-Based Improved Neutral Legs With Reduced Capacitors for Three-Phase Four-Wire EV Chargers

Peng Yang[®], *Member, IEEE*, Wenlong Ming[®], *Member, IEEE*, Jun Liang[®], *Senior Member, IEEE*, Carl[o](https://orcid.org/0000-0001-6361-4454)s E. Ugalde-Loo[®], *Senior Member, IEEE*, Rukshan Navaratne, *Member, IEEE*, Omar Ellabban[®], *S[e](https://orcid.org/0000-0002-8025-1226)nior Member, IEEE*, and Ingo Lüdtke[®]

*Abstract***— An electric vehicle (EV) charger can operate in an autonomous mode to create its own grid by utilizing the EV batteries during grid blackouts. This requires three-phase four-wire inverters as the grid-side ac/dc port of the EV charger to supply unbalanced loads. Although silicon carbide (SiC) metal–oxide– semiconductor field-effect transistors (MOSFETs) can be adopted to increase the power density of these inverters, the second-order ripples exhibited on the dc bus caused by unbalanced loads need to be mitigated by a large dc capacitance—increasing the size of inverters. In this article, an improved neutral leg for threephase four-wire inverters is presented, which not only provides the neutral current for unbalanced loads, such as a conventional neutral leg, but also reduces the second-order ripples on the dc bus without the need for additional hardware components. Furthermore, it can reduce by 50% the dc capacitance compared to its conventional counterpart. A control strategy featuring power decoupling capability is included for the improved leg. It was built with SiC MOSFETs and experimentally assessed with a three-phase inverter, with results verifying its effectiveness. For completeness, the performance of the improved neutral leg is also evaluated through simulations in PLECS and compared to a conventional neutral leg.**

*Index Terms***— Electric vehicle (EV), neutral leg, second-order ripple, silicon carbide (SiC) metal–oxide–semiconductor fieldeffect transistor (MOSFET), three-phase four-wire inverter.**

NOMENCLATURE

- *p*ac Instantaneous ac output power.
- *Po* Average output power.
- *p*2^ω Second-order ripple in the output power.

Manuscript received July 27, 2021; revised November 17, 2021; accepted December 19, 2021. Date of publication December 24, 2021; date of current version April 20, 2022. This work was supported in part by the European Commission's Horizon 2020 Research and Innovation Programme (Marie Skłodowska-Curie Actions) through the project "Innovative Tools for Offshore Wind and DC Grids (InnoDC)" under Grant 765585 and in part by the EPSRC "Sustainable Urban Power Supply Through Intelligent Control and Enhanced Restoration of AC/DC Networks" under Grant EP/T021985/1. An earlier version of this article was presented at the IECON 2019—45th Annual Conference of the IEEE Industrial Electronics Society [DOI: 10.1109/IECON.2019.8927531]. *(Corresponding author: Wenlong Ming.)*

Peng Yang, Jun Liang, Carlos E. Ugalde-Loo, and Rukshan Navaratne are with the School of Engineering, Cardiff University, Cardiff CF24 3AA, U.K. (e-mail: yangp6@cardiff.ac.uk; liangj1@cardiff.ac.uk; ugalde-looc@ cardiff.ac.uk; navaratner@cardiff.ac.uk).

Wenlong Ming is with the School of Engineering, Cardiff University, Cardiff CF24 3AA, U.K., and also with Compound Semiconductor Applications Catapult, Newport NP10 8BE, U.K. (e-mail: mingw@cardiff.ac.uk). Omar Ellabban and Ingo Lüdtke are with Compound Semiconductor Applications Catapult, Newport NP10 8BE, U.K. (e-mail: omar.ellabban@csa.catapult.org.uk; ingo.ludtke@csa.catapult.org.uk).

Digital Object Identifier 10.1109/TTE.2021.3138333

- *V*_{avg} Average value of the dc bus voltage.
- *V*max Peak value of the dc bus voltage.
- ΔV Amplitude of the dc bus voltage ripple.
- *V*rms RMS value of the phase-to-ground ac voltages.
-
- *V_{C−}* Voltage on neutral capacitor *C*_−.
*V*_{2ω} Amplitude of second-order ripple
- *V*_{2ω} Amplitude of second-order ripple on *V_C*−.
*I*_{de 2ω} Second-order current ripple in the dc bus. $I_{\text{dc}_2\omega}$ Second-order current ripple in the dc bus.
 I_{de} Decoupling current injected to C₋.

Decoupling current injected to $C_$ *.*

I. INTRODUCTION

THREE-PHASE inverters have been widely used as an interface between active distribution networks and distributed energy resources [1], such as solar photovoltaics, energy storage systems, and electric vehicles (EVs). The increased penetration of distributed energy resources into conventional centralized power systems is shifting them to become decentralized [2], where a grid-tied inverter can work in an autonomous mode to form its own grid [3]. For example, due to the rapidly increasing deployment of EVs, the use of their batteries as energy storage media has enabled flexible power management of decentralized distribution networks, including concepts such as vehicle-to-grid, grid-tovehicle, vehicle-to-home, and vehicle-to-load [4]. In particular, vehicle-to-grid/load applications require EVs to work in an autonomous mode so that an independent grid is formed during power outages [5].

In an autonomous mode of operation, EVs must use the onboard or off-board chargers (i.e., dc/ac converters) to build the independent grid. Such a grid can either be a single-phase ac for a single home or three-phase ac for a large community [6]. When a three-phase ac grid is formed by EVs, the EV chargers may be potentially exposed to unbalanced loads. Three-phase four-wire inverters are required to provide a neutral wire for unbalanced load currents [7].

There are various topologies of three-phase four-wire inverters. The simplest one is the conventional three-phase threeleg inverter with split dc bus capacitors (split-link topology) proposed in [8], which connects the neutral point of the ac loads to the midpoint of the dc bus. This topology uses the

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/

Fig. 1. Structure of a three-phase four-wire EV charger in an autonomous mode with an independently controlled neutral leg.

least number of semiconductors (six switches only). However, the voltage balancing of the split capacitors is difficult [9], and a large capacitance is required to attenuate voltage variations exhibited by them [10]. Another topology is the three-phase four-leg inverter (four-leg topology) proposed in [11], which includes an additional fourth leg to provide a neutral current. A 3-D space vector modulation is proposed in [12] for this topology, which enables a 15% higher utilization of the dc bus voltage compared to a split-link topology. In [13], a neutral current minimization control is proposed for the four-leg topology. One of the main drawbacks of the four-leg inverter is the electromagnetic interference problems caused by the high-frequency operation of the neutral leg [14]. Also, the control loops of the neutral leg and the three-phase inverter are coupled, which requires a more complex control algorithm compared to its counterpart. The third topology is the three-phase inverter with an independently controlled neutral leg (neutral-leg topology) proposed in [15]. This topology is a combination of the aforementioned two configurations, where the midpoint of the split dc bus is connected to the neutral leg. In [16], a paralleled PI and H infinity control method is proposed to provide the neutral current through the neutral leg and the neutral inductor instead of doing so through the split capacitors. As a result, voltage balancing of the split capacitors can be maintained, and the capacitance value is reduced. Moreover, this topology also allows independent control of the neutral leg and avoids the electromagnetic interference problems exhibited by the four-leg inverter [17]. In [18], the dc bus voltage utilization of the independent-neutral-leg topology is increased by 15% through injecting third-order harmonics to the neutral point.

The structure of an EV charger in an autonomous mode is shown in Fig. 1. It consists of an isolated dc/dc converter and the aforementioned third topology of three-phase fourwire inverters, which has an independently controlled neutral leg, and *LC* filters. In this system, besides the need to supply neutral current, another challenge is the second-order current and voltage ripples on the dc bus caused by unbalanced loads [19], which is not addressed in the aforementioned literature. In [6], the relation between these ripples and the unbalanced load currents is analyzed. It is reported in [20] and [21] that these ripples should be addressed with care as they can propagate to the EV batteries that, consequently, might deteriorate their performance and decrease their lifetime. In [22], an adaptive sliding mode control scheme is proposed to reduce the voltage ripples by storing them in the dc bus. However, bulky dc capacitors are still required for power

decoupling and to limit the overall voltage ripple on the dc bus to a suitable range, which reduces the power density of the converter.

To increase the power density of EV chargers, wide bandgap semiconductors, such as silicon carbide (SiC) metal–oxide– semiconductor field-effect transistors (MOSFETs) and gallium nitride (GaN) high-electron-mobility transistors (HEMTs), have been widely adopted for onboard battery chargers [23] and fast EV charging station [24]. In [25], SiC MOSFETs are adopted in the ac/dc converter to increase the switching frequency to 250 kHz, which, in turn, reduces the required inductance of the grid-side filter. However, the capacitance of the dc bus is related to the second-order ripples, and its value cannot be reduced by increasing the switching frequency. To reduce the dc capacitance, a compensator is presented in [26] so that the ripples are mitigated. However, such a compensator requires additional semiconductors and passive components. Other solutions available in the open literature also require additional active power decoupling circuits in series [27] or parallel [28] with the dc bus, which inevitably increases the total cost and losses of the system.

In this article, an improved neutral leg for three-phase fourwire EV chargers, including its operation principles, is presented. This topology provides a neutral current and reduces second-order ripples on the dc bus while simultaneously enabling an adequate operation under unbalanced loads. The dc capacitance requirements of a conventional neutral leg and the improved neutral leg to mitigate the second-order ripples on the dc bus are analyzed and compared. Since the dc bus ripples are reduced, it is shown that the adoption of the improved neutral leg can reduce by 50% the dc capacitance value compared to when a conventional neutral leg is used. This, in turn, further reduces the overall size of the neutral leg. For completeness, the control strategy of the threephase four-wire inverter incorporating the improved neutral leg is included. To highlight its benefits, the improved neutral leg is compared with its conventional counterpart in terms of efficiency, size of neutral inductors, and fault tolerance capabilities. Simulation results obtained using PLECS and experimental results obtained through a laboratory test rig are provided to verify the operation of the improved topology. The main contributions of this article are summarized as follows.

1) The second-order ripples on the dc bus of the threephase four-wire inverter are reduced by the improved neutral leg without additional hardware cost.

- 2) The control strategy for the improved neutral leg is proposed to ensure that the improved neutral leg can provide neutral current and reduce second-order ripples simultaneously.
- 3) Due to the reduced second-order ripples, the improved neutral leg can reduce by 50% the dc capacitance value compared to a conventional neutral leg.

II. DC CAPACITANCE REQUIREMENTS IN CONVENTIONAL SIC-BASED NEUTRAL LEGS

Fig. 2(a) shows the conventional neutral leg for a threephase four-wire inverter. To calculate the size of its dc capacitor, a volume comparison of the main passive components of the neutral leg is carried out. A 10-kW three-phase four-wire inverter is used as an example to facilitate the comparison.

A. Total DC Capacitance Requirements

For three-phase four-wire inverters supplying unbalanced loads, the instantaneous output power at the ac side p_{ac} is given as

$$
p_{\rm ac} = P_o + p_{2\omega} = P_o + P_{2\omega} \cos(2\omega t + \phi) \tag{1}
$$

where P_0 is the average value of the output power; and $P_{2\omega}$, ω , and ϕ are the amplitude, angular frequency, and phase angle of the second-order power ripple $p_{2\omega}$, respectively. Detailed derivation of (1) and values of P_0 , $P_{2\omega}$, ω , and ϕ can be found in [29]. An imbalance factor δ is defined as

$$
\delta = \frac{P_{2\omega}}{P_o}.\tag{2}
$$

The larger the value of δ is, the more unbalanced the operation of the inverter will be.

Due to the power balance between the ac and dc sides, the second-order power ripple $p_{2\omega}$ inevitably propagates from the ac side to the dc side, which leads to second-order ripples in the dc bus voltage. It is often required to limit such ripples because they can compromise system performance [30]. For example, a large voltage ripple on the dc bus may lead to high voltage stress on switches, thereby deteriorating the power quality of output voltages and currents of the inverters [31].

To achieve smooth dc bus voltage and current, large dc capacitors are often required to limit the ripple within a required range. For conventional neutral legs [see Fig. 2(a)], *C*₊ and *C*_− are used for this purpose, while *C*_{dc} is a very small film capacitor representing the sum of the film capacitors placed close to power switches for filtering out switching noises. Here, C_{dc} is neglected when calculating the total dc capacitance. Assuming that $C_+ = C_- = C_N$, the dc bus voltage and the amplitude of the second-order voltage ripple on the dc bus are, respectively, given as [32]

$$
v_{\rm dc} = V_{\rm avg} + \Delta V \sin(2\omega t + \theta) \tag{3}
$$

$$
\Delta V = \frac{P_{2\omega}}{\omega C_N V_{\text{avg}}} = \frac{\delta P_o}{\omega C_N V_{\text{avg}}}
$$
(4)

where V_{avg} is the average dc bus voltage, and ΔV and θ are the amplitude and phase angle of the second-order voltage ripple

Fig. 2. Three-phase four-wire inverter with neutral legs. (a) With the conventional neutral leg. (b) With the improved neutral leg by removing *C*+.

on the dc bus, respectively. The voltages across *C*⁺ and *C*[−] are balanced by regulating i_C to zero, that is,

$$
v_{C_{+}} = v_{C_{-}} = \frac{1}{2}v_{\text{dc}}
$$
 (5)

where v*^C*⁺ and v*^C*[−] are the voltages across the capacitors *C*⁺ and *C*−, respectively.

For three-phase four-wire inverters, the capacitance of C_+ and *C*[−] must be large enough so that the following conditions are met [18]:

$$
\begin{cases}\nv_{C_{+}} \geq \sqrt{2}V_{\text{rms}} \\
v_{C_{-}} \geq \sqrt{2}V_{\text{rms}}\n\end{cases} \tag{6}
$$

where V_{rms} is the rms value of phase-to-ground ac voltages. Substituting (3) – (5) into (6) yields

$$
V_{\text{avg}} + \frac{\delta P_o}{\omega C_N V_{\text{avg}}} \sin(2\omega t + \theta) \ge 2\sqrt{2} V_{\text{rms}}.\tag{7}
$$

The required V_{avg} can be obtained by solving (7)

$$
V_{\text{avg}} \ge \sqrt{2}V_{\text{rms}} + \sqrt{2V_{\text{rms}}^2 + \frac{\delta P_o}{\omega C_N}}.\tag{8}
$$

The peak value of dc bus voltage V_{max} can be then calculated as

$$
V_{\text{max}} = V_{\text{avg}} + \Delta V \ge \sqrt{8V_{\text{rms}}^2 + \frac{4\delta P_o}{\omega C_N}}.\tag{9}
$$

Since a higher V_{max} implies a higher voltage stress, C_N should be large enough to limit *V*max, that is,

$$
C_N \ge \frac{\delta P_o}{\omega \left(V_{\text{max}} - 2\sqrt{2}V_{\text{rms}}\right)} \cdot \frac{4}{\left(V_{\text{max}} + 2\sqrt{2}V_{\text{rms}}\right)}.\tag{10}
$$

Since $C_+ = C_- = C_N$, the total capacitance required in the conventional neutral leg is given by

$$
C_{\text{total,con}} \ge \frac{\delta P_o}{\omega \left(V_{\text{max}} - 2\sqrt{2}V_{\text{rms}} \right)} \cdot \frac{8}{\left(V_{\text{max}} + 2\sqrt{2}V_{\text{rms}} \right)} . \quad (11)
$$

Fig. 3. Volume comparison of main passive components of conventional neutral legs with Si IGBTs, SiC MOSFETs, and the improved neutral leg with SiC MOSFETs for a 10-kW three-phase inverter. The total volumes of the components are 0.674, 0.651, and 0.429 L, respectively. Detailed calculations are provided in the Appendix.

*C*total,con is often large so bulky and vulnerable electrolytic capacitors are required. However, this leads to a low power density and a reduced reliability of neutral legs [33].

B. Volume Considerations

The volume of the main components of the neutral leg for a 10-kW three-phase four-wire inverter is shown in Fig. 3. The detailed calculation method is presented in the Appendix. It can be seen that the volume of the dc capacitors accounts for 70% of the total volume of the main passive components in the conventional neutral leg based on Si IGBTs. The size of the inductor can be significantly reduced with an increased switching frequency by replacing the Si IGBTs with SiC MOSFETs. However, this marginally contributes to the total volume reduction since large dc capacitors are still required to mitigate the second-order power ripple due to unbalanced loads (as shown in Fig. 3). To reduce the total volume of the neutral leg, the dc capacitance should be reduced. As it will be shown in Section III, this can be achieved with an improved neutral leg configuration.

III. IMPROVED NEUTRAL LEG WITH REDUCED CAPACITANCE

A. Topology and Operation Principles

To reduce the required dc capacitance, a novel improved topology of neutral legs is presented. This is shown in Fig. 2(b). Compared to the conventional one [see Fig. 2(a)], the improved neutral leg is achieved by either removing the upper capacitor C_+ or the lower capacitor C_- from the dc bus. The first option is adopted in this article. Although such a modification seems minor, it is important as it enables the reduction of second-order ripples on the dc bus by diverting them from the dc bus to capacitor *C*−. As a result, a significant reduction of the required dc capacitance is achieved.

The improved neutral leg is operated in the same manner as its conventional counterpart, i.e., by switching ON and OFF the two switches in a complementary way to provide neutral current. The improved configuration can also be controlled independently of the three-phase inverters.

By removing $C₊$, the equivalent capacitor of the dc bus is reduced. Compared to the large neutral leg capacitors designed for low-frequency second-order ripples, the remaining dc bus capacitor only needs to filter out the switching harmonics and, thus, can be quite small. The voltage controller of the isolated dc/dc converter should be redesigned according to the reduced dc bus capacitor to achieve stability according to [34].

B. Capacitance Reduction Through the Injection of Second-Order Currents

In the improved neutral leg, the second-order power ripple $p_{2\omega}$ on the dc bus can be compensated by injecting second-order decoupling current to *C*[−]

$$
i_{\text{de}} = I_{\text{de}} \cos(2\omega t + \theta_{2\omega}).\tag{12}
$$

The voltage of $C_$ is regulated to $(V_{dc}/2)$, but it will exhibit second-order ripples due to the injected current. The voltage *V_C*− and instantaneous power p_{C} of C − can be, respectively, calculated as

$$
v_{C_{-}} = \frac{V_{dc}}{2} + \frac{I_{de}}{2\omega C_{-}} \sin(2\omega t + \theta_{2\omega})
$$

\n
$$
= \frac{V_{dc}}{2} + V_{2\omega} \sin(2\omega t + \theta_{2\omega})
$$

\n
$$
p_{C_{-}} = v_{C_{-}} i_{C_{-}} = \omega C_{-} V_{2\omega} V_{dc} \cos(2\omega t + \theta_{2\omega})
$$

\n
$$
+ \omega C_{-} V_{2\omega}^{2} \sin(4\omega t + 2\theta_{2\omega})
$$

\n
$$
= p_{C_{-},2\omega} + p_{C_{-},4\omega}
$$
 (14)

where $p_{C-2\omega}$ and $p_{C-4\omega}$ represent the second- and fourth-order components in the expression for p_{C-} , fourth-order components in the expression for respectively.

If the instantaneous power of the neutral inductor L_N is neglected, the second-order power ripple on the dc bus can be compensated if $p_{C-2\omega}$ in (14) is equal to $p_{2\omega}$ in (1). Therefore, term $V_{2\omega}$ presented in (14) can be calculated as

$$
V_{2\omega} = \frac{P_{2\omega}}{\omega C_{-} V_{\text{dc}}} = \frac{\delta P_{o}}{\omega C_{-} V_{\text{dc}}}.
$$
 (15)

The second-order decoupling current I_{de} can be calculated as

$$
I_{\text{de}} = 2\omega C_{-} v_{2\omega} = \frac{2P_{2\omega}}{V_{\text{dc}}} = 2i_{\text{dc}-2\omega} \tag{16}
$$

where $v_{2\omega} = V_{2\omega} \sin(2\omega t + \theta_{2\omega})$; $i_{dc-2\omega}$ is the second-order current ripple on the dc bus.

Like the conventional neutral leg, v*^C*[−] should fulfill (6) to have an undistorted ac output; thus,

$$
v_{C_{-}} = \frac{V_{dc}}{2} + \frac{\delta P_o}{\omega C_{-} V_{dc}} \sin(n\omega t + \theta_{n\omega}) \ge \sqrt{2} V_{\text{rms}}.
$$
 (17)

Therefore, the capacitance requirement of *C*[−] can be calculated according to the maximum value of the dc bus voltage *V*max

$$
C_{-} \ge \frac{\delta P_0}{\omega \left(V_{\text{max}} - 2\sqrt{2}V_{\text{rms}}\right)} \cdot \frac{2}{V_{\text{max}}}.\tag{18}
$$

The total capacitance in the improved neutral leg is the value *C*[−] since only one capacitor is used. Therefore,

$$
C_{\text{total,pro}} = C_{-} \ge \frac{\delta P_0}{\omega \left(V_{\text{max}} - 2\sqrt{2} V_{\text{rms}} \right)} \cdot \frac{2}{V_{\text{max}}}.
$$
 (19)

Fig. 4. Comparison of total dc capacitance ($V_{\text{max}} = 750$ V and imbalance factor $\delta = 0.5$).

The minimum total capacitance in the improved and conventional neutral legs can be compared using (11) and (19) as

$$
\frac{C_{\text{total,pro}}}{C_{\text{total,con}}} = \frac{\left(V_{\text{max}} + 2\sqrt{2}V_{\text{rms}}\right)}{4V_{\text{max}}} < \frac{1}{2}.\tag{20}
$$

According to (20), the improved neutral leg reduces the total dc bus capacitance of a conventional neutral leg by at least 50%. The capacitance requirements of both neutral leg configurations are compared in Fig. 4, with their volume comparison shown in Fig. 3. With a 50% reduction of dc capacitance, the total volume of the improved neutral leg is significantly reduced by 34%.

C. Impact of the Injected Second-Order Currents

1) Impact on Provision of Neutral Current Provision: Although one capacitor has been removed in the improved neutral leg, it has the same capability as the conventional neutral leg to provide a neutral current to unbalanced loads. This is achieved through active control. The current provided by the neutral inductor L_N consists of two parts, namely,

$$
i_{L_N} = i_N + i_{C_-}
$$
 (21)

where i_N is the neutral current required by the unbalanced loads and *iC*[−] is the compensation current injected to *C*[−] to reduce second-order ripples on the dc bus. Two independent controllers can be adopted to regulate i_N and i_{C-} so that the improved neutral leg provides the required neutral current. The overall control strategy is presented in Section IV.

2) Impact on Three-Phase Output Currents iLa, iLb, and iLc: In the conventional neutral leg, the neutral point is regulated to a value $(V_{\text{dc}}/2)$. However, harmonic currents will be introduced to the three-phase output currents due to the existing second-order ripples on the dc bus [32]. Compensators should, thus, be designed to eliminate the harmonics [35]. In the improved neutral leg, although the second-order ripples are compensated, the neutral point contains a second-order voltage ripple instead. Therefore, the three-phase current controllers should be designed to compensate for the harmonic currents induced by the neutral point variation.

Fig. 5. Amplitude of the remaining power ripples on the dc bus after compensation (relative to the original second-order power ripple).

*3) Impact on the DC Bus Voltage V*_{dc}: According to (14), although the second-order power ripple on the dc bus is compensated, an additional fourth-order power ripple $p_{C-4\omega}$ is introduced by *C*−, which will cause, in turn, fourth-order ripples on the dc bus. However, the amplitude of $p_{C-4\omega}$ is much smaller than that of $P_{2\omega}$. This may be guaranteed if $V_{2\omega}$ is limited to less than 10% of V_{dc} by properly choosing the capacitance value of *C*[−] to reduce the dc bus voltage stress. On the other hand, to further reduce the fourth-order ripples, a fourth-order voltage component can be added on *C*[−]

$$
v_{C_{-}} = \frac{V_{dc}}{2} + V_{2\omega} \sin(2\omega t + \theta_{2\omega}) + V_{4\omega} \sin(4\omega t + \theta_{4\omega}).
$$
\n(22)

The instantaneous power of *C*[−] can be calculated accordingly as

$$
p_{C_{-}} = p_{C_{-2}\omega} + p_{C_{-4}\omega} + p_{C_{-6}\omega} + p_{C_{-8}\omega} \tag{23}
$$

where

$$
p_{C-2\omega} = \omega C_N V_{2\omega} V_{dc} \cos(2\omega t + \theta_{2\omega})
$$
 (24)

$$
+\omega C_N V_{2\omega} V_{4\omega} \cos(2\omega t - \theta_{2\omega} + \theta_{4\omega}) \quad (25)
$$

$$
p_{C_{-2}4\omega} = \omega C_N V_{2\omega}^2 \sin(4\omega t + 2\theta_{2\omega})
$$
 (26)

$$
+2\omega C_N V_{4\omega} V_{dc} \cos(4\omega t + \theta_{4\omega}) \tag{27}
$$

$$
p_{C-\underline{6}\omega} = \omega C_N V_{2\omega} V_{4\omega} \sin(6\omega t + \theta_{2\omega} + \theta_{4\omega})
$$
 (28)

$$
p_{C-8\omega} = 2\omega C_N V_{4\omega}^2 \sin(8\omega t + 2\theta_{4\omega}).
$$
 (29)

To compensate for both the second- and fourth-order ripples, the following equation should be fulfilled:

$$
\begin{cases}\n p_{C-2\omega} = p_{2\omega} \\
 p_{C-4\omega} = 0.\n\end{cases}
$$
\n(30)

A collateral effect of this compensation is that sixth- and eighth-order ripples are introduced. However, their amplitudes are even smaller than the fourth-order power ripple, as shown in Fig. 5. This implies that the total ripples on the dc bus are further reduced, and the dc bus capacitance can be much smaller.

IV. CONTROL DESIGN

The control strategy for the three-phase inverter with the improved neutral leg is shown in Fig. 6. This consists of two independent parts as in conventional neutral leg: one for

Fig. 6. Control for the improved neutral leg and the three-phase inverter.

Fig. 7. Control for the improved neutral leg and the three-phase inverter.

the neutral leg and another one for the three-phase four-wire inverter. As a comparison, the control strategy for the inverter with the conventional neutral leg is shown in Fig. 7. The differences between the two control systems are highlighted in red color, including the following.

- 1) In the improved neutral leg, the dc-bus current is calculated based on the measured three-phase voltages and currents. A resonant filter $G_{\text{filter}}(s)$ is adopted to extract the second-order ripple from the dc-bus current.
- 2) A resonant controller $G_{de}(s)$ is used in the current loop of the improved neutral leg to remove the second-order ripples from the dc bus.
- 3) A notch filter $G_{\text{notch}}(s)$ is adopted in the voltage loop of the improved neutral leg to remove the second-order ripples from the feedback signal of *VC*[−] .
- 4) $G_{HC}(s)$ is included in the three-phase current loop to compensate second-order harmonics in output ac currents.

It can be seen that the control system of the improved neutral leg does not need any extra hardware compared to conventional neutral legs. It is worth mentioning that the proposed control scheme only considers a single grid-forming inverter with fixed amplitude and phase angle of output three-phase voltages, such as in [36]. For multiple grid-forming inverters in the parallel operation, the widely used droop control methods,

such as the method presented in [37], can be adopted to generate the references of voltage amplitude and phase angle. The control design is detailed next.

A. Control Scheme of the Improved Neutral Leg

This consists of two control loops: the inner current loop and the outer voltage loop.

1) Inner Current Loop: Like the conventional neutral leg, the inner current loop of the improved neutral leg receives output signal of the voltage loop and the measured neutral current as reference signals to control the average voltage on *C*[−] and provide neutral current to the load. A simple proportional–integral (PI)–resonant controller is used

$$
G_{iN}(s) = K_{iN} \left(1 + \frac{1}{\tau_{iN}s} + \frac{1}{\tau_{riN}} \frac{s}{s^2 + \omega_0^2} \right) \tag{31}
$$

where K_{iN} is the proportional gain, τ_{iN} and τ_{rN} are the time constants of the integrator and the resonant term, and ω_0 is the fundamental angular frequency.

To achieve power decoupling (i.e., to reduce second-order ripples on the dc bus), a decoupling current is added as another reference signal for the current loop. The dc-bus current i_{dc} is first calculated

$$
i_{\rm dc} = \frac{v_a i_{La} + v_b i_{L_b} + v_c i_{L_c}}{V_{\rm dc}}.\tag{32}
$$

The second-order ripple in i_{dc} is extracted using a resonant filter $G_{\text{filter}}(s)$

$$
G_{\text{filter}}(s) = \frac{2\xi_1(2\omega_0)s}{s^2 + 2\xi_1(2\omega_0)s + (2\omega_0)^2}
$$
(33)

where $\zeta_1 = 0.3$ defines the cutoff frequency of the resonant filter.

According to (16), the extracted second-order ripple of i_{dc} is multiplied by 2, as shown in Fig. 6, to obtain the decoupling current *i*_{de}. A second-order resonant controller is used as the decoupling controller to provide the decoupling current through the improved neutral leg

$$
G_{\rm de}(s) = \frac{K_{iN}}{\tau_{\rm de}} \frac{s}{s^2 + (2\omega_0)^2} \tag{34}
$$

where τ_{de} is the time constant of the resonant controller.

The block diagram of the current loop for the improved neutral leg is shown in Fig. 8, where *e*−*sTd* represents the delay caused by the PWM and digital computation processes [38]. The forward open-loop transfer function of the block diagram can be derived as

$$
G_{\text{FW_iN}}(s) = (G_{iN}(s) + G_{\text{de}}(s))e^{-sT_d} \frac{V_{\text{dc}}}{2(sL_N + R_p)} = \frac{K_{iN}V_{\text{dc}}}{2(sL_N + R_p)}e^{-sT_d} \left(1 + \frac{1}{\tau_{iNS}} + \frac{1}{\tau_{rN}} \frac{s}{s^2 + \omega_0^2} + \frac{1}{\tau_{\text{de}} s^2 + (2\omega_0)^2}\right).
$$
(35)

The crossover angular frequency $ω_{c−iN}$, proportional gain K_{iN} , and time constants (τ_{iN} , τ_{rN} , and τ_{de}) can be calculated

Fig. 8. Block diagram of the current loop for the improved neutral leg.

Fig. 9. Bode plot of the current loop for the improved neutral leg.

according to [39]

$$
\begin{cases}\n\omega_{c_iN} = \frac{\pi/2 - \phi_{m_iN}}{T_d} \\
K_{iN} = 2\omega_{c_iN} L_N / V_{dc} \\
\tau_{iN} = \tau_{rN} = \tau_{de} = 30 / \omega_{c_iN}\n\end{cases} (36)
$$

where ϕ_{m-iN} is the desired phase margin of the current loop. The controller parameters are summarized in Table II. The Bode plot of the current loop for the improved neutral leg is shown in Fig. 9, which shows that the current loop is stable with a phase margin of 57◦.

2) Outer Voltage Loop: The outer voltage loop of the improved neutral leg aims to control the average dc voltage on *C*_− to be (*V*_{dc}/2). The block diagram of the outer voltage loop is shown in Fig. 10. Since second-order decoupling current is injected into *C*−, second-order voltage ripple exists on *VC*[−] . Therefore, a notch filter $G_{\text{notch}}(s)$ is added in the feedback path to remove the second-order ripple from the measured *VC*[−]

$$
G_{\text{notch}}(s) = \frac{s^2 + (2\omega_0)^2}{s^2 + 2\zeta_2(2\omega_0)s + (2\omega_0)^2}
$$
(37)

where $\xi_2 = 0.3$ defines the cutoff frequency of the notch filter. A PI controller $G_{vN}(s)$ is used in the voltage loop

$$
G_{vN}(s) = K_{vN} \left(1 + \frac{1}{\tau_{vNS}} \right).
$$
 (38)

The close-loop transfer function of current loop can be derived from the (35)

$$
G_{\text{cl}_N}(s) = \frac{G_{\text{FW}_-iN}(s)}{G_{\text{FW}_-iN}(s) + 1}.
$$
 (39)

Fig. 10. Block diagram of the current loop for the improved neutral leg.

Fig. 11. Bode plot of the voltage loop for the improved neutral leg.

The open-loop transfer function of the voltage loop can be derived as

$$
G_{\text{FW}_{-D}N}(s) = \frac{G_{\text{D}N}(s)G_{\text{cl}_{-N}}(s)G_{\text{notch}}(s)}{sC_{-}}
$$

=
$$
\frac{K_{\text{D}N}}{sC_{-}} \left(1 + \frac{1}{\tau_{\text{D}N}s}\right) \times \frac{G_{\text{FW}_{-i}N}(s)}{G_{\text{FW}_{-i}N}(s) + 1}
$$

$$
\times \frac{s^{2} + (2\omega_{0})^{2}}{s^{2} + 2\xi_{2}(2\omega_{0})s + (2\omega_{0})^{2}}.
$$
 (40)

The controller parameters K_{vN} and τ_{vN} are tuned based on the frequency response of the open-loop transfer function to ensure a stable system with sufficient phase margin [40]. The controller parameters are summarized in Table II. The Bode plot of the voltage loop for the improved neutral leg is shown in Fig. 11, which shows that the voltage loop is stable with a phase margin of 23◦.

B. Control of the Three-Phase Inverter

The three-phase four-wire inverter operates in an autonomous mode to provide balanced three-phase voltages for unbalanced three-phase loads. Thus, the three-phase currents are unbalanced. A cascaded controller is used with an outer ac voltage loop and an inner current loop. The three phases are independently controlled using proportional–resonant (PR) controllers for both current and voltage to improve power quality. The structure of these PR controllers is given as

$$
G_{\rm vph}(s) = K_{\rm vph} \left(1 + \frac{1}{\tau_{\rm rvph}} \frac{s}{s^2 + \omega_0^2} \right) \tag{41}
$$

$$
G_{\rm iph}(s) = K_{\rm iph}\left(1 + \frac{1}{\tau_{\rm riph}}\frac{s}{s^2 + \omega_0^2}\right) \tag{42}
$$

where K_{vph} and K_{iph} are the proportional gains of the voltage and current controller, respectively; τ_{rvph} and τ_{riph} are the time

Fig. 12. Bode plots of the three-phase inverter. (a) Current loop. (b) Voltage loop.

constants of the resonant integrator in the voltage and current controllers, respectively.

In addition, the second-order harmonics need to be compensated by the current controller due to the voltage variation of the neutral point caused by the power decoupling controller $G_{de}(s)$. Therefore, as shown in Fig. 6, a harmonic compensator is connected in parallel with $G_{i-ph}(s)$ to compensate for the current harmonics at 100 Hz

$$
G_{\rm HC}(s) = \frac{K_{\rm iph}}{\tau_{\rm HC}} \frac{s}{s^2 + (2\omega_0)^2}
$$
(43)

where τ_{HC} defines the time constant of the resonant integrator of the controller.

The tuning of the parameters for the controllers of the three-phase inverter is the same as that of the conventional three-phase inverter [41]. The parameters of the controllers are summarized in Table II. The Bode plots of the current and voltage loops of the three-phase inverter are presented in Fig. 12.

V. SIMULATION AND EXPERIMENTAL RESULTS

A. Simulation Results

1) Transient Simulation: The capabilities of the improved neutral leg to provide neutral current and reduce the

TABLE I PARAMETERS OF THE SIMULATION MODEL AND THE EXPERIMENTAL TEST RIG

Parameter	Value	Parameter	Value
AC filter inductor L_a, L_b, L_c	2.5 mH	AC filter capacitor C_a, C_b, C_c	$20 \mu F$
Neutral inductor LN	2.5 mH	Neutral capacitor C_{+} and C_{-}	100 μ F
DC-bus voltage V_{DC}	750 V	Output phase voltage V_{abc}	230 Vrms
Maximum phase current I_{abc}	5 Arms	Maximum output power P_0	3 kW
Output frequency f_0	50 Hz	Switching frequency f_{sw}	20 kHz

TABLE II PARAMETERS OF CONTROLLERS FOR SIMULATION AND EXPERIMENT

second-order current ripple in the dc bus were verified by transient simulation using PLECS. The performance was compared against that exhibited by a conventional leg. The simulation parameters are presented in Table I. The parameters of the controllers presented in Section IV and Fig. 6 are summarized in Table II. Simulation results are presented in Fig. 13.

Fig. 13(a) presents the simulated transient response of the conventional neutral leg when the load changes from balance condition $(R_a = R_b = R_c = 105 \Omega)$ to imbalance condition $(R_a = R_b = 105 \Omega$ and $R_c = 70 \Omega$) at 0.15 s. It can be observed in the simulation result that the three-phase load currents *Iabc* respond to the step change instantly and smoothly to provide unbalanced loads with the neutral current. The three-phase voltages *Vabc* remain balanced, and the neutral point voltage *VC*[−] remain constant at 375 V when the step change occurs. Due to the imbalance load condition, the second-order current ripple can be observed in the dc bus current *I*_{dc} after the imbalance load condition occurs. The amplitude of the second-order dc-bus current ripple in simulation is 0.9 A.

Fig. 13(a) presents the simulated transient response of the improved neutral leg when the load changes from balance condition $(R_a = R_b = R_c = 105 \Omega)$ to imbalance condition $(R_a = R_b = 105 \Omega$ and $R_c = 70 \Omega$) at 0.15 s. The transient responses of the three-phase currents *Iabc* and voltages *Vabc* are the same as those of the conventional neutral leg, which proves that the improved neutral leg has the same capability as the conventional one to provide the imbalance loads with the neutral current. Differences between the improved neutral and conventional neutral legs can be observed from the waveforms of the neutral point voltage *VC*[−] and the dc bus current I_{dc} . In Fig. 13(a), after the imbalance condition occurs,

Fig. 13. Simulation results of inverters with (a) conventional and (b) improved neutral legs.

the second-order ripples are transferred from the dc bus to the neutral capacitor *C*[−] through active decoupling control of the improved neutral leg. As a result, the second-order ripples in the dc bus current are significantly reduced, and the second-order voltage ripple can be observed in *VC*[−] . The amplitude of the second-order voltage ripple in *VC*[−] is 40 V in simulation.

2) Verification of Capacitance Requirement: The capacitance requirements for the conventional and improved neutral legs have been calculated by (11) and (19), respectively. The equations are verified by simulation in PLCES. The output power P_0 is set as 2 kW with an imbalance factor of 0.5. The maximum dc bus voltage *V*max is set as 750 V.

Fig. 14. Verification of capacitance requirement in simulation. (a) Conventional neutral leg. (b) Improved neutral leg.

Three-phase load voltages are set as 230 Vrms. The output frequency is 50 Hz. According to (11) and (19), the minimum required total capacitance is 183 μ F for the conventional neutral leg and 85 μ F for the improved neutral leg under this scenario. The improved neutral leg requires 54% less capacitance. The calculated capacitances were used as the simulation parameters for the conventional and improved neutral legs in PLECS. The simulation results of the voltage ripples on the neutral capacitors V_{C_+} and V_{C_-} are presented in Fig. 14. It is shown that both the conventional and improved neutral legs reach the voltage boundary defined by (6), which verified the effectiveness of the calculated capacitance requirement in (11) and (19). According to Fig. 14, it is relevant to mention that the capacitor voltage *V_{C−}* in the improved neutral leg has a larger second-order ripple compared to that in the conventional neutral leg. The selection of the voltage rating for the capacitors needs to consider enough safe margin for the second-order ripple.

B. Experimental Results

The capabilities of the improved neutral leg to provide neutral current and reduce the second-order current ripple in the dc bus were experimentally verified using a 3-kW experimental platform. The performance was compared against that exhibited by a conventional leg. The experimental setup is presented

Fig. 15. Experimental setup of the three-phase four-wire inverter.

Fig. 16. Size comparison of the capacitors used in the conventional (left) and improved (right) neutral legs.

in Fig. 15. The three-phase inverter with the improved neutral leg was built with SiC MOSFETs (C2M0080120D) and SiC Schottky diodes (C4D20120D). It was controlled by a DSP (Xilinx Zynq 7030 SoC) with a switching frequency of 20 kHz. Parameters of the experimental test rig are summarized in Table I. The inverter was operated at autonomous mode to supply three-phase balanced voltage to loads. The ac output voltage was restricted to 230 Vrms at 50 Hz. Three resistors were connected to the ac output terminals as the loads. The maximum output power was 3 kW. The dc bus voltage is supplied by a dc voltage source to ensure that it is constant, and only the second-order current ripple is exhibited on the dc bus. As shown in Figs. 6 and 7, the three-phase fourwire inverter with the improved neutral leg requires the same number of sensors (five voltage Hall sensors [42] and five current Hall sensors [43]) as the inverter with the conventional neutral leg. Therefore, the improved neutral leg does not increase the cost of sensors. The voltage and current signals were measured by Hall sensors and sent to the ADC channel of DSP through RJ45 cables.

Fig. 16 shows the capacitors used in the conventional and improved neutral legs. In the conventional leg, two $100-\mu$ F capacitors are connected in series, while the improved leg only requires one $100-\mu$ F capacitor. This is consistent with

TABLE III SPECIFICATIONS OF NEUTRAL-LEG CAPACITORS

Type	Polypropylene capacitor
Part No.	C4AQLBW6100A3MK
Manufacturer	KEMET
Dimension ($W \times L \times H$, mm)	$30 \times 57.5 \times 45$
Capacitance	$100 \mu F$
Rated DC voltage	500 V

the discussion in Section III, where it was shown that a 50% reduction of capacitance can be afforded in the improved configuration without compromising the capabilities to provide neutral current. The specifications of the capacitors are summarized in Table III.

Although the capacitor used in the experiment is small for a 3-kW inverter, larger capacitors will be required for inverters with a higher power rating, and the significance of the improved neutral leg for reducing capacitance will be more obvious. As shown in Fig. 3, the volume of the dc capacitors accounts for 70% of the total volume of the main passive components in the conventional neutral leg. In this case, the 50% reduction of dc capacitors brought by the improved neutral leg has a significant contribution to the total volume reduction. It is shown in Fig. 3 that the improved neutral leg can reduce the volume of the passive components by 34% for a 10-kW inverter.

1) Steady-State Performance: First, the steady-state waveforms of the three-phase four-wire inverter with the conventional neutral leg were measured and presented in Fig. 17(a). The voltages and currents were measured with a Tektronix MSO58 oscilloscope. The load condition is $R_a = 51 \Omega$ and $R_b = R_c = 210 \Omega$. The imbalance factor is 0.5, and the output power is 1.5 kW. It is shown that the load voltages were balanced due to the close-loop control of three-phase voltage. The load currents were unbalanced due to unbalanced loads. The neutral current I_N was provided by the neutral inductor L_N instead of the neutral capacitors because there is no 50-Hz voltage ripple on *VC*[−] . This is apparent from the FFT spectrum in Fig. 18, which exhibits a negligible 50-Hz component in V_{C-} . As shown in Figs. 17(a) and 19, the dc source current *I*_{dc} features large second-order harmonics due to the unbalanced load currents.

Second, the steady-state waveforms of the three-phase fourwire inverter with the improved neutral leg were measured and presented in Fig. 17(b) under the same load condition. It is shown that the improved neutral leg can provide the same functions as the conventional neutral leg: 1) the inverter with the improved neutral leg can provide the same balanced three-phase voltages and imbalance three-phase currents to the loads and 2) the neutral current is still provided by the improved neutral leg instead of the neutral capacitor because there is no 50-Hz voltage ripple on V_{C-} , as shown in the FFT spectrum in Fig. 18. In addition to the above functions, the improved neutral leg can provide a new function to reduce the second-order ripples in the dc bus. It is shown that the dc source current ripples in Fig. 17(b) were significantly reduced compared to waveforms in Fig. 17(a). In turn, the FFT analysis in Fig. 19 shows that the second-order harmonics in the dc source current are reduced by 86% when the

Fig. 17. Steady-state performance of three-phase four-wire inverters under the imbalance load condition ($R_a = 51 \Omega$ and $R_b = R_c = 210 \Omega$). (a) Experimental results of the conventional neutral leg. (b) Experimental results of the improved neutral leg.

Fig. 18. FFT analysis of the capacitor voltage *VC*[−] .

improved neutral leg is adopted. However, as a consequence, the capacitor voltage *VC*[−] in the improved neutral leg contained second-order voltage ripples, as shown in Figs. 17(b) and 18. Despite this shortcoming, the load voltages and currents were not affected. As shown in Fig. 20, the total THD of the load voltage of Phase C was 0.874% without power decoupling control and 0.864% with power decoupling control.

2) Transient Performance: Fig. 21 presents the transient response of the decoupling controller in the improved neutral leg. The load condition is $R_a = 51 \Omega$ and $R_b = R_c = 210 \Omega$.

Fig. 19. FFT analysis of I_{dc} .

Fig. 20. FFT analysis of the load voltage *Va*.

Fig. 21. Transient response of the decoupling controller in the improved neutral leg.

The decoupling controller is described in Fig. 6, which is responsible for the reduction of second-order ripples in the dc bus. It is shown that, before the decoupling controller is enabled, the improved neutral leg works exactly as the conventional neutral leg, i.e., second-order ripples can be observed in the dc bus current. After the improved neutral leg is enabled, the second-order ripple in the dc bus current is significantly reduced, and the three-phase output voltages and currents are not affected. It is shown that the transient response is very fast (within one fundamental cycle).

Fig. 22(a) presents the transient response of the conventional neutral leg when the load changes from balance condition $(R_a = R_b = R_c = 105 \Omega)$ to imbalance condition $(R_a =$ $R_b = 105 \Omega$ and $R_c = 70 \Omega$) in experiment. The experimental performance is the same as the simulation performance

Fig. 22. Transient response of inverters with (a) conventional and (b) improved neutral legs in experiment. Step load changes from the balance condition $(R_a = R_b = R_c = 105 \Omega)$ to the imbalance condition $(R_a = R_b =$ 105 Ω and $R_c = 70 \Omega$).

presented in Fig. 13(a). The second-order current ripple can be observed in the dc bus current *I*_{dc} after the imbalance load condition occurs. The amplitude of the second-order dc-bus current ripple in the experiment is 1.13 A. This is slightly higher than the simulation result (0.9 A) in Fig. 13(a). The difference is caused by the noises and nonlinearity of the experimental system.

Fig. 22(b) presents the transient response of the improved neutral leg when the load changes from balance condition $(R_a = R_b = R_c = 105 \Omega)$ to imbalance condition $(R_a = R_b =$ 105 Ω and $R_c = 70 \Omega$) in experiment. The experimental performance is the same as the simulation performance presented in Fig. 13(b). The second-order ripple is transferred from the dc bus to *C*[−] by the active decoupling control of the improved neutral leg. The amplitude of the second-order voltage ripple observed from *C*[−] is 48.1 V. This is slightly higher than the simulation result (40 V) in Fig. 13(b). The difference is caused by the noises and nonlinearity of the experimental system.

VI. COMPARISONS BETWEEN CONVENTIONAL AND IMPROVED NEUTRAL LEGS

In this section, a comparative study is made between the improved and the conventional neutral legs in terms

Fig. 23. Efficiency of three-phase four-wire inverters with conventional and improved neutral legs. (a) Balance condition. (b) Imbalanced condition (output power $= 2$ kW). (c) Losses of the neutral legs (output power $= 2$ kW). (d) Imbalanced condition (imbalance factor $= 0.5$).

of efficiency, size of neutral inductors, and fault tolerance capabilities.

A. Efficiency

The improved neutral leg suffers higher current stress than the conventional neutral leg due to the additional decoupling current. As a consequence, the inverter efficiency will be affected. However, as highlighted in the introduction, all active decoupling methods inherently lead to more power losses because of the additional semiconductors and current stress [44], [45].

For comparison, the efficiencies were measured for threephase four-wire inverters with conventional and improved neutral legs, respectively. The efficiencies were measured by a Yokogawa WT1806 power analyzer. Note that the power losses of the digital controller, gate drivers, and cooling fans were not measured. In order to have a better representation of the efficiency performance, three different scenarios are considered, as shown in Fig. 23.

Fig. 23(a) compares the efficiencies under balance conditions, which shows that the inverters with conventional and improved neutral legs have almost the same efficiency. This is because there are no second-order ripples under balance conditions, and thus, the improved neutral leg works the same as the conventional neutral leg.

Fig. 23(b) compares the efficiencies with a fixed output power of 2 kW and different imbalance factors. It is shown that, as the imbalance factor increases, efficiencies of inverters

with both conventional and improved neutral legs decrease. However, the inverter with the improved neutral leg presents lower efficiency than the inverter with the conventional neutral leg. As expected, the efficiency of the inverter with the improved neutral leg is lower than that of the inverter with the conventional neutral leg due to additional current stress induced by the decoupling current. As the losses of the neutral leg cannot be measured separately, they were simulated in PLECS. The PLECS models of SiC MOSFETs (C2M0080120D) and SiC diodes (C4D20120D) are provided by Wolfspeed [46]. The simulation results are presented in Fig. 23(c), which shows that the improved neutral leg presents higher losses due to higher current stress compared to the conventional neutral leg.

Fig. 23(d) compares the efficiencies under the imbalance condition, with an imbalance factor of 0.5. It is shown that the efficiency drop increases with output power due to the increased current stress of the improved neutral leg. However, due to the adoption of SiC MOSFETs, the maximum efficiency drop is only 0.6% with an imbalance factor of 0.5 and an output power of 2 kW. Such a small efficiency drop can be compromised by the benefit of significant capacitance reduction.

The decreased efficiency caused by the improved neutral leg needs to be considered for the thermal design of the inverter, such as the sizing of the heat sink. Therefore, systemlevel optimization is required for the converter to achieve optimal power density, efficiency, and cost [47]. However,

this optimization aspect is out of the scope of this article as the main focus of this article is to prove the viability of the proposed topology and its control strategy. Further development will be focused on improving the efficiency and optimizing the power density of the whole inverter.

B. Current Stresses of Switches and Inductor in the Neutral Leg

The neutral leg switches and the neutral inductor have the same current stress as they are connected in series. Therefore, the current stress is compared in terms of switching ripples and rms value of the neutral inductor current i_{L} ⁿ.

For both the improved and the conventional neutral legs, the ripple of i_{L_N} is given as

$$
\Delta i_N = \frac{V_{\rm dc} - V_{C_-}}{L_N} \cdot \frac{D}{f_{\rm sw}} \tag{44}
$$

where *D* is the duty cycle of the upper switch of the neutral legs and *f*sw is the switching frequency. For the same value of L_N and f_{sw} , the current ripple of the improved leg is almost the same as that of the conventional neutral leg.

In terms of the rms current, since the improved leg needs to provide additional decoupling current i_{de} , the rms current in the improved neutral leg is higher than that in the conventional leg. Therefore, the improved neutral leg has higher current stress. This is simulated and shown in Fig. 24 for different imbalance factors. It is shown that the current stress gets higher as the imbalance factor increases. When the imbalance factor is 0.5, the improved leg has 1.2 times higher current stress than the conventional one.

As a result, the neutral inductor in the improved leg should be designed with a higher current rating. The size of the neutral inductor will increase as a result and can be considered proportional to the energy stored in the inductor [48]

$$
S_L \propto L I_{\rm rms}^2 \tag{45}
$$

where S_L represents the size of the inductor. Since a similar value of neutral inductance is used in both neutral legs, the size of the inductor is determined by the rms value of the inductor current. As shown in Fig. 24, the rms value of the inductor current in the improved leg is 1.2 times higher than that in the conventional one. Therefore, the size of the neutral inductor in the improved leg should be 1.4 times higher than in its conventional counterpart. However, with the introduction of SiC MOSFETs in the neutral leg, the size of the neutral inductor can be substantially reduced by increasing the switching frequency. As shown in Fig. 3, the size of the inductor is insignificant compared to that of the dc capacitors. Therefore, despite the increased inductor size, the improved leg would still feature a higher power density compared to the conventional neutral leg by reducing the capacitance.

C. RMS Current of Neutral Capacitors

In the proposed neutral leg, the second-order decoupling current i_{de} is injected into the neutral capacitor to reduce the second-order ripples on the dc bus. The amplitude of

Fig. 24. Current stress of the neutral legs (output power $= 2$ kW).

the capacitor current *IC*[−] is equal to *I*de and can be obtained from (16)

$$
I_{C_{-}} = I_{\text{de}} = \frac{2\delta P_o}{V_{\text{dc}}}.
$$
\n(46)

The rms value of the capacitor current can be calculated as

$$
I_{C_{-},\text{rms}} = \frac{I_{C_{-}}}{\sqrt{2}} = \frac{\sqrt{2}\delta P_o}{V_{dc}}.
$$
 (47)

As a result, the capacitor rms current increases with the output power and imbalance factor of the inverter.

In the conventional neutral leg, since there is no current injected into the neutral capacitors and the neutral current is fully provided by the neutral leg instead of capacitors, the capacitor rms current is zero if the switching ripples are ignored.

The current waveforms of the neutral capacitors in the improved neutral leg and the conventional neutral leg are measured and presented in Figs. 25 and 26, respectively. To clearly observe the second-order ripple current injected by the proposed neutral leg, a low-pass filter (cutoff frequency $=$ 5 kHz) is applied in the oscilloscope to remove the switching harmonics from the current waveform. The load condition is $R_a = 52 \Omega$ and $R_b = R_c = 210 \Omega$. Therefore, the output power and imbalance factor of the inverter are 1.5 kW and 0.5, respectively.

According to (47), the rms current of the improved neutral capacitor can be calculated as 1.414 A. As shown in Fig. 25, the measured rms value of the capacitor current of the improved neutral leg is 1.517 A. The measured results are close to the theoretical result.

As a comparison, the current waveform of the neutral capacitors in the conventional neutral leg is presented in Fig. 26. Because there is no current injected from the conventional neutral leg, the rms value of the capacitor current is only 0.074 A, which is almost zero. This result is consistent with the theoretical analysis above.

D. Fault Tolerance

The most vulnerable components in neutral legs are the two semiconductor switches [49]. Apart from degradation, these switches mainly exhibit two serious failure modes: short-circuit failure and open-circuit failure.

For a short-circuit failure, the three-phase four-wire inverter with either type of neutral leg cannot operate because the

Fig. 25. Capacitor current waveform (*C*1) of the improved neutral leg.

Fig. 26. Capacitor current waveform (*C*1) of the conventional neutral leg.

Fig. 27. Three-phase four-wire inverter with neutral legs in the short-circuit failure mode (lower switch). (a) With the conventional neutral leg. (b) With the improved neutral leg.

neutral point voltage will be clamped to either the positive or the negative dc bus voltage. Fig. 27 shows the equivalent circuit of the three-phase inverter with two neutral leg configurations when a short-circuit failure occurs on the

Fig. 28. Three-phase four-wire inverter with neutral legs in the open-circuit failure mode. (a) With the conventional neutral leg. (b) With the improved neutral leg.

lower switch. In this case, the neutral point is clamped to the negative dc bus through the neutral inductor for either configuration, and the circuit breaker in the neutral wire needs to be immediately disconnected. Afterward, the inverters can still work for balance loads.

For an open-circuit failure, both the conventional and improved neutral legs are out of service and, thus, would not be able to provide neutral currents. As shown in Fig. 28, the inverter with the conventional neutral leg is equivalent to split-link topology [8]. The voltage potential of the neutral point can be inherently maintained by the series connection of the neutral capacitors. Therefore, it can still work with balanced loads. Under the presence of imbalanced loads, these neutral capacitors are too small to provide sufficient neutral current for unbalanced loads since they are not specially designed for a split-link topology. On the other hand, when an open-circuit failure occurs on the improved neutral leg, the neutral point voltage cannot be maintained. Therefore, the circuit breaker in the neutral wire should be disconnected, and the inverter can continue to work in the balance condition.

Overall, both neutral legs have limited fault tolerance capability for imbalance operation. The improved neutral leg needs further action of the circuit breaker when the open-circuit failure occurs.

VII. CONCLUSION

This article has presented an improved neutral leg, which not only provides the neutral current as its conventional counterpart but also reduces the second-order ripples and dc capacitance on the dc bus. The dc capacitance requirements of the conventional and improved neutral legs to mitigate the dc bus ripples were analyzed and compared. It is shown that, due to the reduction of dc bus ripples, the improved neutral leg can decrease by 50% the dc capacitance value compared to the conventional one. Such a benefit is brought by the improved

TABLE IV DEVICES SELECTED FOR THE NEUTRAL LEG

	Voltage rating	Current rating
		$(T_c = 100 °C)$
Si IGBT (IKW25N120H3)	1200 V	25 A
SiC MOSFET (C2M0080120D)	1200 V	24 A

TABLE V

neutral leg without adding any hardware components, so there is no additional cost.

The aforementioned functions of the improved neutral leg were successfully achieved by two control loops, i.e., the neutral current control loop and the power decoupling control loop. Importantly, the improved neutral leg was controlled independently of the three-phase inverter. The performance of the improved neutral leg was verified by experiments. The improved neutral leg was built with SiC MOSFETs and adopted in a three-phase inverter. Both static performance and transient performance were evaluated. The experimental results show that the improved neutral leg can reduce the second-order current ripples on the dc bus effectively while simultaneously providing the neutral current.

Due to its satisfactory performance, the improved topology represents a good alternative for EV charger configurations that require operation in an autonomous mode to significantly reduce the dc capacitance and, thereby, increase the power density. The future work will focus on: 1) prototypes with higher power rating and various types of other loads to validate the power density improvement; 2) improvement of efficiency; 3) design optimization of the converter including the heat sink; and 4) control and operation strategy under various fault conditions.

APPENDIX

The detailed calculation method of the component size in Fig. 3 is presented in this appendix.

A. Selection of Switching Devices and Switching Frequency

A neutral leg has been designed for a three-phase inverter rated at 10 kW. The output phase-to-neutral voltage is 230 Vrms. The phase current is about 15 A. The neutral leg is designed to have the same current rating as the phase leg. To meet these requirements, the devices shown in Table IV have been adopted.

The switching frequency of the selected Si IGBT is set as 20 kHz, which is normally used for Si IGBTs. The switching frequency of the adopted SiC MOSFETs is selected to achieve the same power losses as the Si IGBT. The power loss model provided by the manufacturers is used to quantify the losses of the two devices under the maximum load current. Simulation results are shown in Table V, which shows that,

with the same power losses, the SiC MOSFET can operate at a 200-kHz switching frequency, which is ten times the switching frequency for the Si IGBT.

B. Calculation of Inductor Size

The calculation of inductor size is based on the inductance value and current stress, as in [50]. The inductance value can be calculated according to (44). A 2.5-mH inductance is selected for the Si-based neutral leg, and a 0.25-mH inductance is selected for the SiC-based neutral leg. According to Section VI-B, conventional neutral legs with Si IGBT and SiC MOSFETs have the same current stress on the inductor, while the improved leg has around 1.2 times higher current stress on the inductor.

C. Calculation of Capacitor Size

The capacitance of the conventional and the improved neutral legs is calculated using (11) and (19), yielding 914 and 426 μ F, respectively. Therefore, ten 100- μ F film capacitors are used for the conventional and five $100-\mu$ F film capacitors for the improved leg. The 100- μ F film capacitor is shown in Fig. 16. By measuring the volume of a single capacitor, the total volume is calculated.

D. Selection of Heat Sink and Cooling Fan

The heat sink and the cooling fan are selected considering the power losses [51]. As shown in Table V, the power losses from the neutral leg are approximately 120 W. A maximum ambient temperature of 40 $°C$ is considered. The case temperatures of both Si IGBTs and SiC MOSFET are controlled to a value lower than 80 ◦C. As similar power losses are exhibited in simulations, a similar cooling system is adopted for both neutral legs. The thermal resistance of the cooling system required by the thermal dissipation is

$$
R_{\rm th} = (80 \text{ °C} - 40 \text{ °C})/120 \text{ W} = 0.33 \text{ K/W}. \quad (48)
$$

A heat sink and a cooling fan from DYNATRON (Part No. G199) are selected to meet the above requirement, and the volumes of the heat sink and the cooling fan are obtained from the datasheet [52].

REFERENCES

- [1] Q.-C. Zhong, "Power-electronics-enabled autonomous power systems: Architecture and technical routes," *IEEE Trans. Ind. Electron.*, vol. 64, no. 7, pp. 5907–5918, Jul. 2017.
- [2] F. Blaabjerg, Y. Yang, D. Yang, and X. Wang, "Distributed powergeneration systems and protection," *Proc. IEEE*, vol. 105, no. 7, pp. 1311–1331, Jul. 2017.
- [3] S. Ghosh and S. Chattopadhyay, "Three-loop-based universal control architecture for decentralized operation of multiple inverters in an autonomous grid-interactive microgrid," *IEEE Trans. Ind. Appl.*, vol. 56, no. 2, pp. 1966–1979, Mar. 2020.
- [4] V. Monteiro, J. G. Pinto, and J. L. Afonso, "Operation modes for the electric vehicle in smart grids and smart homes: Present and proposed modes," *IEEE Trans. Veh. Technol.*, vol. 65, no. 3, pp. 1007–1020, Mar. 2016.
- [5] Y. Fu, Y. Huang, X. Lu, K. Zou, C. Chen, and H. Bai, "Imbalanced load regulation based on virtual resistance of a three-phase four-wire inverter for EV vehicle-to-home applications," *IEEE Trans. Transport. Electr.*, vol. 5, no. 1, pp. 162–173, Mar. 2019.
- [6] Y. Fu *et al.*, "Design methodology of a three-phase four-wire EV charger operated at the autonomous mode," *IEEE Trans. Transport. Electrific.*, vol. 5, no. 4, pp. 1169–1181, Dec. 2019.
- [7] Y. Fu, Y. Huang, H. Bai, X. Lu, K. Zou, and C. Chen, "A high-efficiency SiC three-phase four-wire inverter with virtual resistor control strategy running at V2H mode," in *Proc. IEEE 6th Workshop Wide Bandgap Power Devices Appl. (WiPDA)*, Oct. 2018, pp. 174–179.
- [8] M. Aredes, J. Hafner, and K. Heumann, "Three-phase four-wire shunt active filter control strategies," *IEEE Trans. Power Electron.*, vol. 12, no. 2, pp. 311–318, Mar. 1997.
- [9] P. Verdelho and G. D. Marques, "Four-wire current-regulated PWM voltage converter," *IEEE Trans. Ind. Electron.*, vol. 45, no. 5, pp. 761–770, Oct. 1998.
- [10] Q.-C. Zhong and T. Hornik, *Control of Power Inverters in Renewable Energy and Smart Grid Integration*. Hoboken, NJ, USA: Wiley, 2013.
- [11] C. A. Quinn, N. Mohan, and H. Mehta, "A four-wire, current-controlled converter provides harmonic neutralization in three-phase, four-wire systems," in *Proc. 8th Annu. Appl. Power Electron. Conf. Expo.*, Mar. 1993, pp. 841–846.
- [12] R. Zhang, V. H. Prasad, D. Boroyevich, and F. C. Lee, "Threedimensional space vector modulation for four-leg voltage-source converters," *IEEE Trans. Power Electron.*, vol. 17, no. 3, pp. 314–326, May 2002.
- [13] J. Chen, T. Yang, C. O'Loughlin, and T. O'Donnell, "Neutral current minimization control for solid state transformers under unbalanced loads in distribution systems," *IEEE Trans. Ind. Electron.*, vol. 66, no. 10, pp. 8253–8262, Oct. 2019.
- [14] C. Liu, J. Lai. F. C. Lee, D. Chen, and R. Zhang, "Common-mode components comparison for different SVM schemes in three-phase fourlegged converter," in *Proc. 3rd Int. Power Electron. Motion Control Conf. (IPEMC)*, vol. 2, 2000, pp. 633–638.
- [15] Q. Zhong, J. Liang, G. Weiss, C. Feng, and T. C. Green, "*H*[∞] control of the neutral point in four-wire three-phase DC–AC converters," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1594–1602, Oct. 2006.
- [16] T. Hornik and Q.-C. Zhong, "Parallel PI voltage— H^{∞} current controller for the neutral point of a three-phase inverter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1335–1343, Apr. 2013.
- [17] W. Zhao, X. Ruan, D. Yang, X. Chen, and L. Jia, "Neutral point voltage ripple suppression for a three-phase four-wire inverter with an independently controlled neutral module," *IEEE Trans. Ind. Electron.*, vol. 64, no. 4, pp. 2608–2619, Apr. 2017.
- [18] J. Liang, T. C. Green, C. Feng, and G. Weiss, "Increasing voltage utilization in split-link, four-wire inverters," *IEEE Trans. Power Electron.*, vol. 24, no. 6, pp. 1562–1569, Jun. 2009.
- [19] C. F. Nascimento, O. Diene, and E. H. Watanabe, "Analytical model of three-phase four-wire VSC operating as grid forming power converter under unbalanced load conditions," in *Proc. IEEE 12th Int. Conf. Power Electron. Drive Syst. (PEDS)*, Dec. 2017, pp. 1219–1224.
- [20] S. Bala, T. Tengnér, P. Rosenfeld, and F. Delince, "The effect of low frequency current ripple on the performance of a lithium iron phosphate (LFP) battery energy storage system," in *Proc. IEEE Energy Convers. Congr. Expo.*, Sep. 2012, pp. 3485–3492.
- [21] X. Guo, J. Li, and X. Wang, "Impact of grid and load disturbances on electric vehicle battery in G2V/V2G and V2H mode," in *Proc. IEEE Energy Convers. Congr. Expo. (ECCE)*, Sep. 2015, pp. 5406–5410.
- [22] A. R. Gautam, K. Gourav, J. M. Guerrero, and D. M. Fulwani, "Ripple mitigation with improved line-load transients response in a two-stage DC-DC-AC converter: Adaptive SMC approach," *IEEE Trans. Ind. Electron.*, vol. 65, no. 4, pp. 3125–3135, Apr. 2018.
- [23] C.-Y. Lim, Y. Jeong, and G.-W. Moon, "Phase-shifted full-bridge DC–DC converter with high efficiency and high power density using center-tapped clamp circuit for battery charging in electric vehicles,' *IEEE Trans. Power Electron.*, vol. 34, no. 11, pp. 10945–10959, Nov. 2019.
- [24] W.-S. Lee, J.-H. Kim, J.-Y. Lee, and I.-O. Lee, "Design of an isolated DC/DC topology with high efficiency of over 97% for EV fast chargers," *IEEE Trans. Veh. Technol.*, vol. 68, no. 12, pp. 11725–11737, Dec. 2019.
- [25] B. Whitaker et al., "A high-density, high-efficiency, isolated on-board vehicle battery charger utilizing silicon carbide power devices," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2606–2617, May 2014.
- [26] D. Patil and V. Agarwal, "Compact onboard single-phase EV battery charger with novel low-frequency ripple compensator and optimum filter design," *IEEE Trans. Veh. Technol.*, vol. 65, no. 4, pp. 1948–1956, Apr. 2016.
- [27] W. Liu, K. Wang, H. S.-H. Chung, and S. T.-H. Chuang, "Modeling and design of series voltage compensator for reduction of DC-link capacitance in grid-tie solar inverter," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2534–2548, May 2015.
- [28] C. Ren, X. Han, L. Wang, Y. Yang, W. Qin, and P. Wang, "Highperformance three-phase PWM converter with a reduced DC-link capacitor under unbalanced AC voltage conditions," *IEEE Trans. Ind. Electron.*, vol. 65, no. 2, pp. 1041–1050, Feb. 2018.
- [29] E. H. W. H. Akagi and M. Aredes, *Instantaneous Power Theory and Applications to Power Conditioning*. Hoboken, NJ, USA: Wiley, 2007.
- [30] Y. Liu, B. Ge, H. Abu-Rub, and D. Sun, "Comprehensive modeling of single-phase quasi-Z-source photovoltaic inverter to investigate lowfrequency voltage and current ripple," *IEEE Trans. Ind. Electron.*, vol. 62, no. 7, pp. 4194–4202, Jul. 2015.
- [31] A. J. Roscoe, S. J. Finney, and G. M. Butt, "Tradeoffs between AC power quality and DC bus ripple for 3-phase 3-wire inverterconnected devices within microgrids," *IEEE Trans. Power Electron.*, vol. 26, no. 3, pp. 674–688, Mar. 2011.
- [32] C. F. Nascimento et al., "Analysis of noncharacteristic harmonics generated by voltage-source converters operating under unbalanced voltage,' *IEEE Trans. Power Del.*, vol. 32, no. 2, pp. 951–961, Apr. 2017.
- [33] P. T. Krein, R. S. Balog, and M. Mirjafari, "Minimum energy and capacitance requirements for single-phase inverters and rectifiers using a ripple port," *IEEE Trans. Power Electron.*, vol. 27, no. 11, pp. 4690–4698, Nov. 2012.
- [34] X. Zhang, Q.-C. Zhong, and W.-L. Ming, "Stabilization of a cascaded DC converter system via adding a virtual adaptive parallel impedance to the input of the load converter," *IEEE Trans. Power Electron.*, vol. 31, no. 3, pp. 1826–1832, Mar. 2016.
- [35] A. Timbus, M. Liserre, R. Teodorescu, P. Rodriguez, and F. Blaabjerg, "Evaluation of current controllers for distributed power generation systems," *IEEE Trans. Power Electron.*, vol. 24, no. 3, pp. 654–664, Mar. 2009.
- [36] Z. Li, C. Zang, P. Zeng, H. Yu, S. Li, and J. Bian, "Control of a gridforming inverter based on sliding-mode and mixed H_2/H_{∞} control," *IEEE Trans. Ind. Electron.*, vol. 64, no. 5, pp. 3862–3872, May 2017.
- [37] W. Du *et al.*, "A comparative study of two widely used grid-forming droop controls on microgrid small-signal stability," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 2, pp. 963–975, Jun. 2020.
- [38] D. G. Holmes, T. A. Lipo, B. P. McGrath, and W. Y. Kong, "Optimized design of stationary frame three phase AC current regulators," *IEEE Trans. Power Electron.*, vol. 24, no. 11, pp. 2417–2426, Nov. 2009.
- [39] B. P. McGrath, D. G. Holmes, and L. McNabb, "A signal conditioning antiwindup approach for digital stationary frame current regulators. *IEEE Trans. Ind. Appl.*, vol. 55, no. 6, pp. 6036–6046, Nov. 2019.
- [40] S. D'Arco, J. A. Suul, and O. B. Fosso, "Automatic tuning of cascaded controllers for power converters using eigenvalue parametric sensitivities," *IEEE Trans. Ind. Appl.*, vol. 51, no. 2, pp. 1743–1753, Mar. 2015.
- [41] J. A. Suul, M. Molinas, L. Norum, and T. Undeland, "Tuning of control loops for grid connected voltage source converters," in *Proc. IEEE 2nd Int. Power Energy Conf.*, Dec. 2008, pp. 797–802.
- [42] Imperix. *Voltage Sensor DIN-800V*. Accessed: Nov. 2021. [Online]. Available: https://cdn.imperix.com/wp-content/uploads/document/DIN-800V.pdf
- [43] Imperix. *Current Sensor DIN-50A*. Accessed: Nov. 2021. [Online]. Available: https://cdn.imperix.com/wp-content/uploads/document/DIN-50A.pdf
- [44] H. Hu, S. Harb, N. Kutkut, I. Batarseh, and Z. J. Shen, "A review of power decoupling techniques for microinverters with three different decoupling capacitor locations in PV systems," *IEEE Trans. Power Electron.*, vol. 28, no. 6, pp. 2711–2726, Jun. 2013.
- [45] Y. Tang and F. Blaabjerg, "A component-minimized single-phase active power decoupling circuit with reduced current stress to semiconductor switches," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 2905–2910, Jun. 2015.
- [46] Wolfspeed. LTspice and PLECS Models. Accessed: Nov. 2021. [Online]. Available: http://go.wolfspeed.com/all-models
- [47] R. M. Burkart and J. W. Kolar, "Comparative η - ρ - σ Pareto optimization of Si and SiC multilevel dual-active-bridge topologies with wide input voltage range," *IEEE Trans. Power Electron.*, vol. 32, no. 7, pp. 5258–5270, Jul. 2017.
- [48] A. A. Bento, E. R. da Silva, and E. C. dos Santos, "Reducing the inductor size and current stress by interleaved bidirectional boost rectifiers used for power factor correction," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Mar. 2006, p. 7.
- [49] T. Dragičević, P. Wheeler, and F. Blaabjerg, "Artificial intelligence aided automated design for reliability of power electronic systems," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7161–7171, Aug. 2019.
- [50] K. Raggl, T. Nussbaumer, and J. W. Kolar, "Guideline for a simplified differential-mode EMI filter design," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 1031–1040, Mar. 2010.
- [51] C. Gammeter, F. Krismer, and J. W. Kolar, "Weight optimization of a cooling system composed of fan and extruded-fin heat sink," *IEEE Trans. Ind. Appl.*, vol. 51, no. 1, pp. 509–520, Jan. 2015.

[52] Dynatron. Heat Sink DYNATRON G1
- [52] Dynatron. *Heat Sink DYNATRON G199-Datasheet*. Accessed: Nov. 2021. [Online]. Available: https://www.dropbox.com/ s/kfcd58xby6u5io9/G199-Specs-Dynatron.pdf?raw=1

Peng Yang (Member, IEEE) received the B.Sc. and M.Sc. degrees in electrical engineering from Tsinghua University, Beijing, China, in 2015 and 2018, respectively. He is currently pursuing the Ph.D. degree in electrical engineering with Cardiff University, Cardiff, U.K.

From 2018 to 2021, he was a Marie Curie Early Stage Research Fellow funded by the European Union's InnoDC Project. His research interests focus on characterization, modeling, and applications of wide bandgap semiconductors in power electronics.

Wenlong Ming (Member, IEEE) received the B.Eng. and M.Eng. degrees in automation from Shandong University, Jinan, China, in 2007 and 2010, respectively, and the Ph.D. degree in automatic control and systems engineering from The University of Sheffield, Sheffield, U.K., in 2015.

He was an Academic Visiting Scholar with the Center for Power Electronics Systems (CPES), Virginia Tech, Blacksburg, VA, USA, in 2012. He has been a Senior Lecturer of power electronics with Cardiff University, Cardiff, U.K., since August 2020,

and a Senior Research Fellow funded by Compound Semiconductor Applications (CSA) Catapult, Newport, U.K., for five years, since April 2020. He has (co)authored more than 60 papers published in leading journals or refereed IEEE conferences. His research interests focus on packaging, characterization, modeling, and applications of wide bandgap semiconductor power devices.

Dr. Ming is the Winner of the prestigious IET Control & Automation Doctoral Dissertation Prize in 2017.

Jun Liang (Senior Member, IEEE) received the B.Sc. degree from the Huazhong University of Science and Technology, Wuhan, China, in 1992, and the M.Sc. and Ph.D. degrees from the China Electric Power Research Institute, Beijing, China, in 1995 and 1998, respectively.

From 1998 to 2001, he was a Senior Engineer with the China Electric Power Research Institute. From 2001 to 2005, he was a Research Associate with Imperial College London, London, U.K. From 2005 to 2007, he was a Senior Lecturer with

the University of Glamorgan, Pontypridd, U.K. He is currently a Professor with the School of Engineering, Cardiff University, Cardiff, U.K. His research interests include dc technologies, power electronics, power system stability control, and renewable power generation.

Dr. Liang is also the Chair of the IEEE Power Electronics Society U.K. and Ireland Chapter (PELS UK&I).

Carlos E. Ugalde-Loo (Senior Member, IEEE) was born in Mexico City, Mexico. He received the B.Sc. degree in electronics and communications engineering from the Instituto Tecnológico y de Estudios Superiores de Monterrey, Mexico City, in 2002, the M.Sc. degree in electrical engineering from the Instituto Politécnico Nacional, Mexico City, in 2005, and the Ph.D. degree in electronics and electrical engineering from the University of Glasgow, Glasgow, U.K., in 2009.

In 2010, he joined the School of Engineering, Cardiff University, Cardiff, U.K. He is currently a Reader in electrical power systems and a Deputy Group Leader of the Centre for Integrated Renewable Energy Generation and Supply, Cardiff University. His academic expertise includes power system stability and control, grid integration and control of renewables, dc transmission, modeling and control of integrated energy systems, and multivariable control.

Rukshan Navaratne (Member, IEEE) received the Ph.D. degree in aerospace engineering from Cranfield University, Cranfield, U.K., in 2016.

Before joining academia, he has spent much of his career working as an engineer, a project manager, and a senior executive in the aerospace industry. He is currently a Reader and leading the aerospace propulsion research at Cardiff University, Cardiff, U.K. He uses a variety of numerical and experimental tools and techniques to develop propulsion technologies from initial conception through increasing

levels of technology readiness with a constant view toward commercialization and real-world use. He is also a consultant to several local and international organizations. His current research focuses on the development of novel electric propulsion systems, electrical machine modeling, and design optimization of advanced novel propulsion systems.

Dr. Navaratne is also a Chartered Engineer and a member of the Institution of Mechanical Engineers (IMechE), U.K., the American Society of Mechanical Engineers (ASME), and the American Institute of Aeronautics and Astronautics (AIAA).

Omar Ellabban (Senior Member, IEEE) received the B.S. degree (Hons.) in electrical machines and power engineering from Helwan University, Helwan, Egypt, in 1998, the M.S. degree in electrical machines and power engineering from Cairo University, Giza, Egypt, in 2005, and the Ph.D. degree (Hons.) in electrical engineering from the Free University of Brussels, Ixelles, Belgium, in 2011.

He is currently a senior researcher and a creative manager with more than 20 years of combined experience (teaching, research, industrial experience,

consulting services, and project management) between academia, research institutes, industry, and power utility companies in various fields. He is conducting and leading many research projects in different areas, such as power electronics, electric vehicles, automatic control, motor drive, energy management, grid control, renewable energy, energy storage devices, distributed energy systems, and their integration into the smart grid. He has authored more than 75 journal articles and conference papers, one book chapter, two books entitled *Impedance Source Power Electronic Converters* (2016) and *Smart Grid Enabling Technologies* (2021), and many international conference tutorials. His current research interests include renewable energies, grid control, smart grid, automatic control, motor drives, power electronics, and electric vehicles.

Dr. Ellabban is also an IET Fellow Member. He also serves as an Associate Editor for the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS.

Ingo Lüdtke received the Dipl.Ing. (FH) degree in electrical engineering/computer science from Fachhochschule Braunschweig/Wolfenbüttel, Wolfenbüttel, Germany, in 1990, the Dipl.Ing. (TH) degree in electrical engineering/automation technology from Technische Hochschule Zwickau, Zwickau, Germany, in 1991, and the Ph.D. degree in electrical engineering from the University of Glamorgan, Pontypridd, U.K., in 1998.

He has received the title of Honorary Visiting Professor from Cardiff University, Cardiff, U.K.,

in 2020. He is currently the Head of Power Electronics of Compound Semiconductor Applications Catapult, Newport, U.K. His research interests are in motor control, optimization, modeling, and applications of wide bandgap compound semiconductor power devices.