

Received September 28, 2021, accepted October 15, 2021, date of publication October 18, 2021, date of current version October 26, 2021.

Digital Object Identifier 10.1109/ACCESS.2021.3121315

Sensitivity of Lightly and Heavily Doped Cylindrical Surrounding Double-Gate (CSDG) MOSFET to Process Variation

UCHECHUKWU A. MADUAGWU^{ID}, (Member, IEEE),
AND VIRANJAY M. SRIVASTAVA^{ID}, (Senior Member, IEEE)

Department of Electronic Engineering, Howard College, University of KwaZulu-Natal, Durban 4041, South Africa

Corresponding author: Uchechukwu A. Maduagwu (maduagwu@gmail.com)

ABSTRACT This research work analyzes the sensitivity of Cylindrical Surrounding Double-Gate (CSDG) MOSFET to process variation using the Poisson equation's analytical solution. This work has been verified with the numerical simulation. Also, the results obtained have been compared with a multi-gate device known as Cylindrical Surrounding Gate (CSG) MOSFETs. The lightly and heavily doped CSDG MOSFETs have been realized. Their immunity to parameter variation (channel length, Silicon thickness, and Random Dopant Fluctuations (RDFs)) has been compared to CSG MOSFET. This research work indicates that lightly doped CSDG MOSFET exhibits the slightest threshold variations than CSG MOSFETs. It confirms that the lightly doped CSDG MOSFET has better immunity to channel variation than CSG MOSFETs. This is due to its structure and inherent internal and external gate geometry, which offers greater control over the channel. However, RDFs become a dominating factor for heavily doped CSG and CSDG MOSFETs, leading to more dispersion in the threshold variations. Therefore, the CSDG MOSFET's immunity to channel variation becomes deteriorated due to the larger surface-to-volume ratio. At this point, the CSG MOSFET tends to offer better immunity to process variation. Hence, the sensitivity of threshold voltage to parameter variations depends entirely on the RDFs, as the heavily doped devices are aggressively scaled to the nanometer regime.

INDEX TERMS Channel length, cylindrical surrounding double-gate (CSDG) MOSFET, nanotechnology, natural length, scaling pattern, semiconductors, short channel effects (SCEs), VLSI.

I. INTRODUCTION

The downscaling of MOSFET has benefited the micro-electronic industries (manufacturing and applications) for the last three decades because the shrinking of transistors below 100 nm enables millions of transistors to be placed on a single chip [1]–[4]. At the miniaturized size, the multiple-gate devices such as SOI MOSFET, Double-Gate (DG) MOSFETs, Gate All Around (GAA) MOSFETs, Double FinFET (DFF) MOSFETs, and Cylindrical Surrounding Gate (CSG) MOSFETs are of better control than conventional bulk MOSFET devices because of their multi-gate structures [5]–[8]. The CSG MOSFET tends to offer a great current drive and better immunity to channel control than all other multi-gate structures except for Cylindrical Surrounding Double-Gate (CSDG) MOSFET, which has been proven

to offer better control because of its dual-gate structure and large control area around the channel [9]–[11]. Although CSDG MOSFET is the promising alternative device for future scaling, its immunity to process variation is yet to be thoroughly examined.

Wang *et al.* [12] have concluded that RDFs process variation will severely affect the promising multi-gate device characteristics. It has already been proven that the CSG MOSFETs are more immune to process-induced variation and have less performance variation than the FinFET family and conventional MOSFETs [13]. There has been various ongoing research on CSDG MOSFETs. Gowthaman and Srivastava [14] have presented an analytical model of the lightly doped CSDG MOSFET for capacitive modeling using cylindrical coordinates. Rewari *et al.* [15] have developed a numerical model for electric potential, subthreshold current, and subthreshold swing for Junction-Less Double Surrounding Gate (JLDSG) MOSFET using the superposition

The associate editor coordinating the review of this manuscript and approving it for publication was Ye Zhou^{ID}.




FIGURE 1. Schematic sketch of (a) CSG MOSFET showing channel thickness, and (b) CSDG MOSFET showing channel thickness w.r.t. internal gate 'a' and external gate 'b'.

method. The results have also been evaluated for different Silicon film thicknesses, oxide film thickness, and channel length.

Srivastava [16] has realized a nano-scaled CSDG MOSFET by means of a double-pole four-throw radio-frequency switch in terms of insertion loss, isolation, reverse isolation, and intermodulation. Hong *et al.* [17] have derived the complete general solution of nonlinear 1-D undoped Poisson's equation in Cartesian and cylindrical coordinates by employing a particular variable transformation method. In this nanotechnology era (microchips), the replacement of diode with MOSFET improves the parameters of rectifier circuits in terms of switching speed, power consumption, bulky device size, and various heat or thermal losses. For this purpose, Maduagwu and Srivastava [18] have designed a bridge rectifier with the help of a novel CSDG MOSFET.

To extend the authors previous works, a systematic analysis has been carried out in this present research work to consider the impact of process variation on CSDG MOSFET. Here, the authors have analyzed the sensitivity of CSDG MOSFETs to process variation compared with CSG MOSFET using an analytical approach. The Parabolic Potential Approximation (PPA) model and the second-order differential solution have been used to assess the feasibility of CSDG MOSFET and CSG MOSFET devices [19]–[22]. This paper has been organized as follows. Section II presents the schematic of CSG MOSFET and CSDG MOSFET. Thereafter, an analytical

model of CSG and CSDG MOSFETs has been derived. Section III analyzes the threshold voltage based on the sub-threshold current model and the channel potential. In Section IV, the sensitivity of the threshold voltage to process variation for CSG MOSFETs and CSDG MOSFETs have been performed. Finally, Section V concludes the work and recommends the future aspects.

II. ANALYTICAL MODEL OF CSG MOSFETS AND CSDG MOSFETS

A procedural derivation of the scaling length of multi-gates (DG and CSG) MOSFETs has been reviewed since the CSDG MOSFETs derivation is based on the same model. These are shown in Fig. 1.

Obviously, at the origin, $r = 0$, $z = 0$, an electric field (E) = 0 for both CSG and CSDG MOSFET. However, for CSG, the origin is center of the channel. The center of the CSDG MOSFET is Gaussian surface at $r = t_{si}/2$ and $E = 0$.

The derivation of subthreshold current is dependent on the analytical potential solution. So, the potential solutions of both CSG MOSFET and CSDG MOSFET structure have been derived using a PPA model, and a new modeling approach of the second-order differential solution to obtain the Poisson equation's solution of the device structures have been utilized.

A. POTENTIAL SOLUTION FOR THE CSG MOSFET GEOMETRY

Considering Fig. 1(a), at subthreshold regime, the potential distribution $\psi(r, z)$ along the radius and z -axis satisfies the given Poisson equation as follows [22]–[24]:

$$\frac{1}{r} \frac{d}{dr} \left(r \frac{d}{dr} \psi(r, z) \right) + \frac{d^2 \psi(r, z)}{dz^2} = \frac{qN_a}{\epsilon_{si}} \quad (1)$$

where N_a , ϵ_{si} , and q are the doping concentration, permittivity of Silicon, and the electric charge, respectively. The potential distribution along the z -axis exhibits a parabolic profile as:

$$\psi(r, z) = B_0(z) + B_1(z)r + B_2(z)r^2 \quad (0 \leq r \leq t_{si}) \quad (2)$$

where B_0 , B_1 , and B_2 are arbitrary constants that need to be obtained. The solution of the potential distribution has been obtained from Eq. (1) and Eq. (2) based on the boundary conditions from Fig. 1. Based on the radius variation, the following conditions have been realized using the electrical potential and the electric field of the device structure:

➤ The Electric Potential in the device structure enables the derivation of B_0 along the z -axis.

Condition 1: At the origin or source end of CSG MOSFET, the built-in potential can be given as:

$$\begin{aligned} \psi(r = 0, z = 0), \quad \psi_c(z = 0) &= v_{bi} \\ \text{where} \\ v_{bi} &= \frac{K_B T}{q} \ln \frac{N_a}{n_i} \end{aligned} \quad (3)$$

where K_B , T , v_{bi} , and n_i are the Boltzmann's constant, thermal temperature, built-in potential, and intrinsic concentration, respectively.

Condition 2: At the end of drain w.r.t. source end of the CSG MOSFET, the built-in potential becomes:

$$\psi(r=0, z=0), \quad \psi_c(z=L) = v_{bi} + V_{DS} \quad (4)$$

where V_{DS} and L are the Drain-to-Source voltage and channel length.

Condition 3: Also, at the origin, where $r=0$, along the z-axis, the arbitrary constant B_0 from Eq. (2) is obtained as the Center Potential. It has been derived as:

$$\psi(r, z)|_{r=0} = \psi_c(z) = B_0(z) \quad (5)$$

➤ The Electric Field in the device structure enables the derivation of B_1 and B_2 along z-axis.

Condition 4: Differentiating the Eq. (2) describes the electric field effect in the device structure. The electric field at the center of the device structure is zero, making it easier to determine Poisson's equation solution. The electric field is given as:

$$\left. \frac{\psi(r, z)}{dr} \right|_{r=0} = 0 \quad (6)$$

Condition 5: However, the electric field is continuous at the Silicon-oxide interface, which is in the Silicon substrate's middle. So, the total voltage drop in the device structure can be given as:

$$\left. \frac{\psi(r, z)}{dr} \right|_{r=\frac{t_{si}}{2}} = \frac{C_{ox}}{\epsilon_{si}} (V_{GS} - V_{FB} - \psi_s) \quad (7)$$

where C_{ox} , V_{GS} , V_{FB} , and ψ_s are the gate oxide capacitance, external gate voltage, flat-band voltage due to work function differences, and surface potential. The gate oxide capacitance is given as:

$$C_{ox} = \frac{\epsilon_{ox}}{\frac{t_{si}}{2} \ln \left(1 + \frac{2t_{ox}}{t_{si}} \right)} \quad (8)$$

The remaining arbitrary constants along the z-axis can be determined by considering Eq. (6) of Condition 4 and Eq. (7) of Condition 5 to obtain the arbitrary constants, B_1 , B_2 in Eq (2) respectively, given as:

$$B_1 = 0 \quad (9a)$$

$$B_2 = \frac{C_{ox}}{\epsilon_{si} t_{si}} (V_{GS} - V_{FB} - \psi_s) \quad (9b)$$

Therefore, the channel potential of the CSG structure is given as:

$$\psi(r, z) = B_0(z) + B_2(z)r^2 \quad (10)$$

By substituting the arbitrary constant values into Eq. (10). The surface potential of CSG structure at $r = t_{si}/2$ along the z-axis is given as:

$$\psi_s = \psi_c(z) + \frac{t_{si}^2 C_{ox}}{4\epsilon_{si} t_{si}} (V_{GS} - V_{FB} - \psi_s) \quad (11)$$

To obtain the total potential distribution in the device structure, the center potential must be known. Therefore, the center potential must be investigated. By substituting Eq. (11) into Eq. (1), a standard form of the second-order differential equation is derived as:

$$\frac{d^2 \psi_c(z)}{dz^2} - \gamma^2 \psi_c(z) = \delta \gamma^2 \quad (12a)$$

$$\gamma^2 = \frac{16C_{ox}}{4\epsilon_{si} t_{si} + C_{ox} t_{si}^2} \quad (12b)$$

$$\delta = \left((V_{GS} - V_{FB}) + \frac{qN_a t_{si}}{4C_{ox}} + \frac{qN_a t_{si}^2}{16\epsilon_{si}} \right) \quad (12c)$$

The general solution to the second-order differential equation (Eq. (12a)) is given as:

$$\psi_c(z) = B_4 e^{\gamma z} + B_5 e^{-\gamma z} - \delta \quad (13)$$

The arbitrary constants, B_4 and B_5 , can be obtained by using the Eq. (3) of Condition 1 and Eq. (4) of Condition 2.

$$B_4 = \frac{(V_{bi} + \delta)(e^{-\lambda L} - 1) - V_{DS}}{(e^{-\lambda L} - e^{\lambda L})} \quad (14a)$$

$$B_5 = \frac{(V_{bi} + \delta)(e^{\lambda L} - 1) - V_{DS}}{(e^{\lambda L} - e^{-\lambda L})} \quad (14b)$$

Since all the arbitrary constants had been derived, the potential distribution can be obtained.

B. POTENTIAL SOLUTION FOR THE CSDG MOSFET GEOMETRY

Similar to the derived CSG MOSFET, the potential distribution along the z-axis exhibits a parabolic profile w.r.t. the internal and external gate. It is written as:

$$\psi(r, z)_{CSDG} = C_{0m}(z) + C_{1m}(z)r + C_{2m}(z)r^2 \quad (a \leq r \leq b) \quad (15)$$

where $m = 1$ represents the internal potential with arbitrary constants (C_{01} , C_{11} , and C_{21}) and $m = 2$ illustrates the external potential with arbitrary constants (C_{02} , C_{12} , and C_{22}) for CSDG MOSFET. The arbitrary constants are obtained based on the boundary condition from Fig. 1(b). The electric potential and electric field of the device structure enable the derivation of the device structure.

➤ The Electric Potential in the device structure (CSDG MOSFET) enables the derivation of C_{01} and C_{02} along the z-axis

Condition 6: At the origin of CSDG MOSFET, it's evident that the built-in potential is zero since there is a Silicon pile at the origin of the device structure, as shown in Fig. 1(b). Hence, there is no further mathematical analysis required for this condition.

Condition 7: Considering the potential distribution around the silicon pile in CSDG MOSFET near the source as shown in Fig. 1b, the built-in potential can be written as:

$$\psi(r, z=0), \quad \psi(r, 0) = v_{bi}$$

where

$$v_{bi} = \frac{K_B T}{q} \ln \frac{N_a}{n_i} \quad (16a)$$

$$\psi(r, z = L), \quad \psi(r, L) = v_{bi} + V_{DS} \quad (16b)$$

The potential distribution at any point along the z-axis w.r.t. the internal and external gate is obtained from Eq. (15) as follows:

$$C_{01}(z) + C_{11}(z)r + C_{21}(z)r^2 = \frac{K_B T}{q} \ln \frac{N_a}{n_i} \quad (17a)$$

$$C_{02}(z) + C_{12}(z)r + C_{22}(z)r^2 = \frac{K_B T}{q} \ln \frac{N_a}{n_i} \quad (17b)$$

By equating Eq. (17b) to Eq. (17a), the arbitrary coefficients can be simplified as follows:

$$[C_{01}(z) - C_{02}(z)] + [C_{11}(z) - C_{12}(z)]r + [C_{21}(z) - C_{22}(z)]r^2 = 0 \quad (18)$$

From this Eq. (18), it is evident that some of the arbitrary coefficients remain unchanged for both the internal and external potential. That is, $C_{11}(z) = C_{12}(z)$, $C_{21}(z) = C_{22}(z)$. Whereas $C_{01}(z)$ and $C_{02}(z)$ are dependent on the internal gate and external gate potential surface. Therefore, considering Eq. (15) w.r.t. surface potential of both internal and external gate, the arbitrary coefficients for $C_{01}(z)$ and $C_{02}(z)$ can be derived as:

Internal Gate (radius 'a')

$$\begin{aligned} \psi(a, z)|_{r=\left(\frac{t_{si}}{2}-a\right)} \\ = C_{01}(z) + C_{11}(z)r + C_{21}(z)r^2 = \psi_a(z) \\ C_{01}(z) = \psi_a(z) - C_{11}(z)\left(\frac{t_{si}-2a}{2}\right) - C_{21}(z)\left(\frac{t_{si}-2a}{2}\right)^2 \end{aligned} \quad (19a)$$

External Gate (radius 'b')

$$\begin{aligned} \psi(a, z)|_{r=\left(\frac{2b-t_{si}}{2}\right)} \\ = C_{02}(z) + C_{12}(z)r + C_{22}(z)r^2 = \psi_b(z) \\ C_{02}(z) = \psi_b(z) - C_{12}(z)\left(\frac{2b-t_{si}}{2}\right) - C_{22}(z)\left(\frac{2b-t_{si}}{2}\right)^2 \end{aligned} \quad (19b)$$

➤ The Electric Field in the device structure (CSDG MOSFET) enables the derivation of C_{11} , C_{12} , and C_{21} , C_{22} , along z-axis

Condition 8: Similar to CSG MOSFETs, differentiating Eq. (15) gives the electric field in the internal and external potential distribution of CSDG MOSFET. This is derived as follows:

Internal electric field (radius 'a')

$$\begin{aligned} \frac{\psi(r, z)_{CSDG}}{dr} \Big|_{r=\left(\frac{t_{si}-2a}{2}\right)} &= C_{11}(z) + C_{21}(z)(t_{si}-2a) \\ &= \frac{C_{oxa}(V_{GF} - \psi_a(z))}{\epsilon_{si}} \end{aligned} \quad (20a)$$

External electric field (radius 'b')

$$\begin{aligned} \frac{\psi(r, z)_{CSDG}}{dr} \Big|_{r=\left(\frac{2b-t_{si}}{2}\right)} &= C_{12}(z) + C_{22}(z)(2b-t_{si}) \\ &= -\frac{C_{oxa}(V_{GF} - \psi_a(z))}{\epsilon_{si}} \end{aligned} \quad (20b)$$

From Eq. (18), it has been shown that $C_{11}(z) = C_{12}(z)$, $C_{21}(z) = C_{22}(z)$. With this, the remaining arbitrary coefficients are obtained from Eq. (20) as follows:

$$\begin{aligned} C_{21}(z) \\ = \frac{C_{oxa}(V_{GF} - \psi_a)}{\epsilon_{si}[(t_{si}-2a)-(2b-t_{si})]} + \frac{C_{oxb}(V_{GF} - \psi_b)}{\epsilon_{si}[(t_{si}-2a)-(2b-t_{si})]} \end{aligned} \quad (21a)$$

$$\begin{aligned} C_{22}(z) \\ = C_{21}(z) = \frac{C_{oxa}(V_{GF} - \psi_a)}{\epsilon_{si}[(t_{si}-2a)-(2b-t_{si})]} \\ + \frac{C_{oxb}(V_{GF} - \psi_b)}{\epsilon_{si}[(t_{si}-2a)-(2b-t_{si})]} \end{aligned} \quad (21b)$$

$$\begin{aligned} C_{11}(z) \\ = \frac{(2b-t_{si})(t_{si}-2a)C_{oxa}(V_{GF} - \psi_a)}{\epsilon_{si}[(t_{si}-2a)-(2b-t_{si})]} \\ + \frac{(t_{si}-2a)(C_{oxb}-C_{oxa})(\psi_b - V_{GF})}{\epsilon_{si}[(t_{si}-2a)-(2b-t_{si})]} \end{aligned} \quad (21c)$$

$$\begin{aligned} C_{12}(z) \\ = C_{11}(z) = \frac{(2b-t_{si})(t_{si}-2a)C_{oxa}(V_{GF} - \psi_a)}{\epsilon_{si}[(t_{si}-2a)-(2b-t_{si})]} \\ + \frac{(t_{si}-2a)(C_{oxb}-C_{oxa})(\psi_b - V_{GF})}{\epsilon_{si}[(t_{si}-2a)-(2b-t_{si})]} \end{aligned} \quad (21d)$$

By substituting Eq. (21) into Eq. (19), the arbitrary coefficients $C_{01}(z)$ and $C_{02}(z)$ will be obtained as:

$$\begin{aligned} C_{01}(z) \\ = \psi_a(z) \left[1 + \frac{N_1^2 X_1 (2N_2 + 1)}{4} \right] - \psi_b(z) \left[\frac{N_1 (X_2 - 2X_1)}{4} \right] \\ + V_{GF} \left[\frac{N_1^2 (X_2 - 3X_1 - 2N_2)}{4} \right] \end{aligned} \quad (22a)$$

$$\begin{aligned} C_{02}(z) \\ = \psi_b(z) \left[1 - \frac{2X_2 M - X_2 N_2^2 - 2X_1 M}{4} \right] \\ + \psi_a(z) \left[\frac{N_2^2 X_1 (2N_1 + 1)}{4} \right] \\ + V_{GF} \left[\frac{X_2 (2M - N_2^2) - X_1 (N_2^2 N_1 + 2M + N_2^2)}{4} \right] \end{aligned} \quad (22b)$$

The relations between the internal and external gate potential can be derived as:

$$\psi_a(z) = A_1 \psi_b(z) - K_1 V_{GF} \quad (23a)$$

$$\psi_b(z) = A_2 \psi_a(z) + K_2 V_{GF} \quad (23b)$$

Therefore, since all the variables had been obtained, the general potential profile along the radial path of the internal and external gate is obtained using potential distribution w.r.t. the internal gate:

$$\psi(r, z) = C_{01}(z) + C_{11}(z)r + C_{21}(z)r^2 \quad \left(a < r < \frac{t_{si}}{2}\right) \quad (24)$$

Hence, the internal potential has been obtained by substituting the arbitrary coefficients from Eq. (21) and Eq. (22a) into Eq. (24) given as:

$$\begin{aligned} \psi(r, z)_{CSDG} &= \psi_a(z) \left([(1 + U_1 - A_2 U_2)] + \right. \\ &\quad \left. [A_2 N_1 (X_2 - X_1) - M X_1] r - [X_2 (1 + A_2)] r^2 \right) \\ &\quad + V_{GF} \left([U_3 - U_2 K_2] \right. \\ &\quad \left. + [N_1 (X_2 - X_1) (K_2 - 1)] r + [X_1 + X_2 (1 - K_2)] r^2 \right) \end{aligned} \quad (25)$$

Similarly, the potential distribution w.r.t. the external gate is given as:

$$\psi(r, z)_{CSDG} = C_{02}(z) + C_{12}(z)r + C_{22}(z)r^2 \quad \left(\frac{t_{si}}{2} < r < b\right) \quad (26)$$

The external potential distribution is obtained by substituting Eq. (21) and Eq. (22b) into Eq. (26) as (27), as shown at the bottom of the next page.

The variables used from Eq. (22) to Eq. (27) have been obtained as:

$$X_1 = \frac{C_{oxa}}{\varepsilon_{si} [(t_{si} - 2a) - (2b - t_{si})]} \quad (28a)$$

$$X_2 = \frac{C_{oxb}}{\varepsilon_{si} [(t_{si} - 2a) - (2b - t_{si})]} \quad (28b)$$

$$N_1 = (t_{si} - 2a) \quad (28c)$$

$$N_2 = (2b - t_{si}) \quad (28d)$$

$$M = (t_{si} - 2a)(2b - t_{si}) \quad (28e)$$

$$A_1 = \frac{4 + N_1^2(2N_1 + 1) - N_2^2 X_1(2N_1 + 1)}{4 - X_2(2M + N_1 + N_2) - X_1(2M + N_1)} \quad (28f)$$

$$A_2 = \frac{4 - X_2(2M + N_1 + N_2) - X_1(2M + N_1)}{4 + N_1^2(2N_1 + 1) - N_2^2 X_1(2N_1 + 1)} \quad (28g)$$

$$K_1 = \frac{[(4 + N_1^2)(2N_2 + 1)] - [N_2^2 X_1(2N_1 + 1)]}{4 - X_2(2M + N_1 + N_2) - X_1(2M + N_1)} \quad (28h)$$

$$K_1 = \frac{[(4 + N_1^2)(2N_2 + 1)] - [N_2^2 X_1(2N_1 + 1)]}{4 + N_1^2(2N_1 + 1) - N_2^2 X_1(2N_1 + 1)} \quad (28i)$$

$$U_1 = \frac{N_1^2 X_1(2N_2 + 1)}{4} \quad (28j)$$

$$U_2 = \frac{N_1(X_2 - 2X_1)}{4} \quad (28k)$$

$$U_3 = \frac{N_1^2(X_2 - 3X_1 - 2N_2)}{4} \quad (28l)$$

$$V_1 = \frac{2X_2 M - X_2 N_2^2 - 2X_1 M}{4} \quad (28m)$$

$$V_2 = \frac{N_2^2 X_1(2N_1 + 1)}{4} \quad (28n)$$

$$V_3 = \frac{X_2(2M - N_2^2) - X_1(N_2^2 N_1 + 2M + N_2^2)}{4} \quad (28o)$$

where the gate capacitance oxide of the internal and external gate ($C_{ox,a}$ and C_{ox}) of CSDG MOSFET have been obtained in the authors previous research work [25] as:

$$C_{oxa} = \frac{2\varepsilon_{ox}}{(t_{si} - 2a) \ln \left(1 + \frac{2t_{ox}}{(t_{si} - 2a)}\right)} \quad (29a)$$

$$C_{oxb} = \frac{2\varepsilon_{ox}}{(2b - t_{si}) \ln \left(1 + \frac{2t_{ox}}{(2b - t_{si})}\right)} \quad (29b)$$

The gate voltage has been expressed as:

$$V_{GF} = (V_{FB} - V_{GS}) \quad (30)$$

To fully obtain the potential distribution in the CSDG device structure, the surface potential w.r.t. the internal and external gate must be known. Similar to CSG MOSFET, a standard form of the second-order differential is derived as:

$$\frac{d^2 \psi_a(z)}{dz^2} - \sigma_1^2 \psi_a(z) = \alpha_1 A \sigma_1^2 \quad (31a)$$

$$\frac{d^2 \psi_b(z)}{dz^2} - \sigma_2^2 \psi_b(z) = \alpha_2 \sigma_2^2 \quad (31b)$$

The variables of the differential equations are obtained based on Eq. (25) and Eq. (27) of the potential profile as:

$$\sigma_1^2 = \frac{E_1}{G_1} \quad (32a)$$

$$\alpha_1 = \frac{qN_a}{\varepsilon_{si} G_1} + V_{GF} \left(\frac{F_1}{G_1} \right) \quad (32b)$$

$$\sigma_2^2 = \frac{E_2}{G_2} \quad (33a)$$

$$\alpha_2 = \frac{qN_a}{\varepsilon_{si} G_2} + V_{GF} \left(\frac{F_2}{G_2} \right) \quad (33b)$$

The terms used in Eq. (32) and Eq. (33) are given as:

$$E_1 = \left(\frac{AN_1(X_2 - X_1) - M X_1}{r} \right) - (4X_2(1 - A_2)) \quad (34a)$$

$$E_2 = \left(\frac{N_1(X_2 - X_1) - A_1 M X_1}{r} \right) - (4(X_1 A_1 + X_2)) \quad (34b)$$

$$F_1 = \left(\frac{N_1(X_2 - X_1)(K - 1)}{r} \right) + (4(X_1 + X_2)(1 - K_2)) \quad (34c)$$

$$F_2 = \left(\frac{MK_1(K + 1) - N_1(X_2 - X_1)}{r} \right) + (4X_1(1 + K_1) + X_2) \quad (34d)$$

$$G_1 = [(1 + U_1 - A_2 U_2)] + [(A_2 N_1 (X_2 - X_1) - M X_1) r] + [(X_2(1 + A_2)) r^2] \quad (35a)$$

$$G_2 = [(1 + V_1 + A_2 V_2)] + [(N_1(X_2 - X_1) - A_1 M X_1) r] - [(X_1 A_1 + X_2) r^2] \quad (35b)$$

So, the general solution to the second-order differential equation represents the solution of the internal and external gates' potential distribution profile. This is obtained from Eq. (31) for both internal and external gates, respectively, as:

$$\psi_a(z) = C_4 e^{\sigma_1 z} + C_5 e^{-\sigma_1 z} - \alpha_1 \quad (36a)$$

$$\psi_b(z) = C_6 e^{\sigma_2 z} + C_7 e^{-\sigma_2 z} - \alpha_2 \quad (36b)$$

The new arbitrary constants, C_4 , C_5 , C_6 , and C_7 are obtained using Eq. (16b) of the Condition 7 as:

$$C_4 = \frac{(V_{bi} + \alpha)(e^{-\sigma_1 L} - 1) - V_{DS}}{(e^{-\sigma_1 L} - e^{\sigma_1 L})} \quad (37a)$$

$$C_5 = \frac{(V_{bi} + \alpha)(e^{\sigma_1 L} - 1) - V_{DS}}{(e^{\sigma_1 L} - e^{-\sigma_1 L})} \quad (37b)$$

$$C_6 = \frac{(V_{bi} + \alpha)(e^{-\sigma_2 L} - 1) - V_{DS}}{(e^{-\sigma_2 L} - e^{\sigma_2 L})} \quad (37c)$$

$$C_7 = \frac{(V_{bi} + \alpha)(e^{\sigma_2 L} - 1) - V_{DS}}{(e^{\sigma_2 L} - e^{-\sigma_2 L})} \quad (37d)$$

The potential distribution of the CSDG device structure can be obtained with the help of arbitrary constants. The further sections use these constants to realize the CSDG MOSFET.

III. DERIVATION OF THE SUBTHRESHOLD CURRENT OF CSG AND CSDG MOSFET

Since the potential distribution of the device structures has been obtained, their subthreshold current can be obtained using the verified model proposed by [26] as:

$$I_{DS} = \frac{\left[\mu W \left(\frac{KT}{q} \right) \left(\frac{n_i^2}{N_a} \right) \left(1 - e^{\left(\frac{-V_{DS}}{KT/q} \right)} \right) \right]}{Z} \quad (38)$$

Here Z depends on the potential distribution obtained from CSG MOSFET and CSDG MOSFET. Hence, it is expressed as follows:

For CSG MOSFET structure, Z is estimated using the CSG MOSFET's channel potential derived as:

$$Z = \int_0^L \frac{dz}{2\pi \int_0^{t_{si}/2} \left(re^{\left(\frac{\psi(r,z)}{KT} \right)} \right) dr} \quad (39)$$

For CSDG MOSFET structure, Z has been calculated with the derived channel potential as:

$$Z = \int_0^L \frac{dz}{2\pi \int_0^{\frac{2b-t_{si}}{2}} \int_0^{\frac{t_{si}-2a}{2}} \left(re^{\left(\frac{\psi(r,z)_{CSDG}}{KT} \right)} \right) dr dr} \quad (40)$$

The three-dimensional view of CSG and CSDG MOSFET structures used for device simulation are shown in Fig. 2. Their virtual fabrication is done with an electronic device simulator at 45 nm technology. The device Physics was used in modeling the devices at submicron technology using the parameters from Table 1. The characterization of the CSG and CSDG MOSFETs devices are done with an electronic device simulator. The MOSFET devices are calibrated for low power application in line with the ITRS roadmap with nearly 1 nA/m off-current. The device parameters are represented in mesh format for better convergence.

IV. ANALYSIS OF CSG MOSFET'S AND CSDG MOSFET'S SENSITIVITY TO PROCESS VARIATION

This is the first attempt to analyze the sensitivity of CSDG MOSFET to process parameter variation. It was achieved using a reasonable mature process such as lithography technique of $\pm 3\sigma$ (where σ stands for standard deviation) value, which is applicable for practical use of MOSFETs devices [27]–[29]. Based on their geometry, these deviations have similar effects on CSG MOSFET's and CSDG MOSFET's physical dimensions, such as the channel length and channel width. Also, the threshold voltage variation is dependent on the dopant number fluctuation. With this, the estimated threshold voltage obtained from the subthreshold current model will determine the sensitivity to dopant fluctuation, assuming the number of dopants obeys the Poisson distribution. Therefore, the standard deviation is the average value of the dopant number (N_a). This process will aid the practical use of CSDG MOSFETs in the near future.

To compare the process variation of CSG MOSFETs and CSDG MOSFETs, the widths (W) must be equal to make a fair comparison. The total width of CSG MOSFET is $W_{TOTAL} = 2\pi(r)$ and that of CSDG MOSFET is $W_{TOTAL} = 2\pi(b-a)$ as shown in the Table 1, here a point to note is that $r = (b-a)$ for CSDG MOSFET.

The subthreshold current close form expression from Eq. (39) and Eq. (40) has been validated by comparing the analytical model with the numerical values. Using the drain current extraction method, the authors have estimated the threshold voltage based on the critical subthreshold current's

$$\begin{aligned} \psi(r, z)_{CSDG} = \psi_b(z) & \left(\frac{[(1 + V_1 + A_1 V_2)] +}{[N_1(X_2 - X_1) - A_1 M X_1]} r - [X_1 A_1 + X_2] r^2 \right) \\ & + V_{GF} \left(\frac{[V_3 - V_2 K_1] +}{[M K_1 (K_1 + 1) - N_1(X_2 - X_1)]} r + [X_1(1 + K_1) + X_2] r^2 \right) \end{aligned} \quad (27)$$




FIGURE 2. Device simulation mesh diagram for (a) CSG MOSFET, and (b) CSDG MOSFET.

TABLE 1. Parameters for the analyzed CSDG MOSFET for figure 2.

Symbol	Parameter	Values	
		CSG MOSFET	CSDG MOSFET
a	Internal Radius	-	4 nm
b	External Radius	10 nm	14 nm
L	Channel Length	20 nm	20 nm
Na	Heavy Channel Doping	10^{-18} cm^{-3}	10^{-18} cm^{-3}
Na^+	Light Channel Doping	10^{-17} cm^{-3}	10^{-17} cm^{-3}
t_{ox}	Oxide thickness	1 nm	1nm
HfO ₂	Hafnium oxide	2 nm	2 nm (k=23)
$\Phi_{m,m1,m2}$	Work function	4.8 eV	4.8 eV

value, dependent on the device structure's channel width and gate length. The critical subthreshold current has been derived, as $I_{DS_CRITICAL} = 300 \text{ nm} \times (W_{TOTAL}/L)$ [32], [33]. The threshold voltage values for both heavy and light doped CSG MOSFET and CSDG MOSFETs have been obtained based on drain-current extraction. Silicon dioxide has been




FIGURE 3. Subthreshold current against gate voltage for lightly doped CSG and CSDG MOSFET device structure.




FIGURE 4. Subthreshold current against gate voltage for heavily doped CSG and CSDG MOSFET device structure.

considered as the oxide thickness for a heavily doped device structure.

Meanwhile, Hafnium dioxide (HfO₂) has been taken as a dielectric constant for lightly doped device structure since a small equivalent oxide thickness is required. Hafnium dioxide has been proven to achieve a better electrical performance, thermal stability, high dielectric constant, and lower leakage current than Silicon dioxide [34]–[42]. From Fig. 3, it's obvious that the threshold voltage value for CSG MOSFET and CSDG MOSFETs (lightly doped) is approximately 0.42 V. And the threshold voltage value for heavily doped CSG and CSDG MOSFET from Fig. 4 is around 0.22 V. However, here authors have considered the subthreshold regime, therefore, the accuracy of this model is focused on gate voltage (V_{GS}) below the threshold voltage (V_{th}). The accuracy of this proposed model has been compared with device simulations, which shows in line with the agreement.

Since the width is the same for better comparison of both devices, Fig. 5, Fig. 6, and Fig. 7 consider the variations in random dopant fluctuation, channel length, and channel thickness on the threshold voltage behavior CSG MOSFETs and CSDG MOSFETs. For the heavily doped device, $6 \times 10^{18}/\text{cm}^3$ dopant has been introduced into the channel, whereas $1 \times 10^{17}/\text{cm}^3$ dopant has been used for the lightly doped device. The results shown in Fig. 5 explained the variation of threshold voltage caused by random dopant fluctuation for channel width (W_{total}) of 65 nm and channel length of 20 nm. The effect of the dopant fluctuation on the




FIGURE 5. Effect of variation in channel doping of CSG MOSFET and CSDG MOSFET on threshold voltage.




FIGURE 6. Effect of variation in channel thickness of CSG MOSFET and CSDG MOSFET on the threshold voltage.




FIGURE 7. Effect of variation in channel length of CSG MOSFET and CSDG MOSFET on the threshold voltage.

threshold voltage is slightly higher for CSDG MOSFET than CSG MOSFET. The reason has been that CSDG MOSFET possesses a larger surface area than CSG MOSFET w.r.t. equal width. Therefore, for heavily doped CSDG MOSFET devices, dopant number fluctuation becomes a significant factor to consider for its fabrication.

Fig. 5 shows that the heavily doped channel possesses a more significant variation in threshold voltage than the lightly doped channel. The results are in good agreement with the numerical values. As shown in Fig. 6, the threshold voltage behaviors have been considered for both CSG and CSDG MOSFET for Silicon thickness variation. The CSDG MOSFET shows a smaller variation in the threshold voltage




FIGURE 8. Voltage roll-off characteristics of CSG MOSFET and CSDG MOSFET for heavily doped channel.




FIGURE 9. Voltage roll-off characteristics of CSDG MOSFET and CSG MOSFET for the lightly doped channel.




FIGURE 10. Comparison of Overall threshold voltage variation between CSDG MOSFET and CSG MOSFET for heavily doped channel.

for lightly doped channels than CSG MOSFET. This is attributed to its double-gate, which shows greater electrostatic control over the channel than CSG MOSFETs. For heavily doped channels, the Silicon thickness variation effects are less significant.

The effect of channel variation on the threshold voltage is shown in Fig. 7. The variation in threshold voltage for the heavily doped channel between CSDG and CSG MOSFET is minimal and could be neglected. The reason has been that heavy channel doping reduces dependence on gate controllability. However, for lightly doped CSG MOSFET and CSDG MOSFETs, the variation in threshold voltage is smaller for CSDG MOSFET than CSG MOSFET because of the internal gate core of CSDG MOSFET. Fig. 8. shows the threshold




FIGURE 11. Comparison of overall threshold voltage variation between CSG MOSFET and CSDG MOSFET for lightly doped channel.

voltage roll-off characteristics of CSG MOSFET and CSDG MOSFET for heavily doped channel. Both CSG MOSFET and CSDG MOSFET have the same roll-off characterization. This is because the heavily doped channel reduces the device's dependence on the channel's electrostatic control. In the lightly doped device structure shown in Fig. 9, it is evident that the threshold voltage roll-off for CSG MOSFET and CSDG MOSFET are approximately the same. However, the threshold roll-off of CSG MOSFET is slightly lower as the channel length is varied beyond 20 nm .

The overall threshold voltage variation due to source variations of CSG MOSFET and CSDG MOSFET can be determined by assuming that the variations sources such as the Random Dopant Fluctuation (RDF) variation, channel length variation (L), and channel thickness variation (t_{si}) are independent of each other. Hence, all the variation sources' summation will equal the overall threshold voltage variation ($V_{th,Total}$), which determines the device sensitivity: $V_{th,Total} = |V_{th,RDF}| + |V_{th,L}| + |V_{th,t_{si}}|$. Therefore, when considering the heavily doped channel, the variation of the threshold voltage w.r.t. channel length and channel thickness become less significant while the threshold voltage due to RDF ($V_{th,RDF}$) dominates the threshold voltage dispersion. Also, when considering the channel length ($V_{th,L}$), the $\Delta V_{th,RDF}$ is insignificant whereas $V_{th,t_{si}}$ becomes less significant and the overall threshold voltage dispersion is dominant by $V_{th,L}$. Finally, for variation due to silicon thickness ($V_{th,t_{si}}$), the $V_{th,RDF}$ is insignificant, whereas $V_{th,L}$ becomes less significant as shown in Fig. 10 and Fig. 11.

V. CONCLUSION AND FUTURE RECOMMENDATIONS

In this work, the analytical approach of the 2-D Poisson equation's solution has been used for the CSDG MOSFET, which has been verified with the device simulation, to analyze the sensitivity of their device structures to process variation. It has been realized that the lightly doped CSDG MOSFET has the smallest threshold voltage variation than CSG MOSFET at nanometre. So, as the MOSFET sizes are reduced, the lightly doped devices offer more immunity to process variation than the heavily doped devices. However, lightly doped CSDG MOSFET has more immunity than CSG MOSFET due to the smaller threshold voltage value. Also,

CSDG MOSFET offers better immunity to channel thickness variation and channel length variation than CSG MOSFET because of its inherent internal core and external gate controllability. Since the CSG MOSFET is the promising device to succeed FinFET and other mitigates families, CSDG is the next-generation semiconductor device for CMOS technology because of its unique features.

At long channel length, the heavy dopant effects on both CSG and CSDG MOSFETs are insignificant. However, the RDFs determines the overall threshold voltage variation as the channel length reduces. This is because the larger surface area of CSDG MOSFET to volume ratio contributes to its larger threshold voltage variation than CSG MOSFET. Hence, the RDF is an essential factor that must be considered at nanometre range when designing heavily doped CSDG MOSFET devices.

As of now, the device modeling is ready, therefore, in the near future, this device will be fabricated. In addition, material gate engineering of CSDG MOSFETs and various other parameters will be analysed.

REFERENCES

- [1] H. Amrouch, G. Pahwa, A. D. Gaidhane, J. Henkel, and Y. S. Chauhan, "Negative capacitance transistor to address the fundamental limitations in technology scaling: Processor performance," *IEEE Access*, vol. 6, pp. 52754–52765, 2018.
- [2] (2021). *International Roadmap for Devices and Systems*. [Online]. Available: <https://irds.ieee.org/>
- [3] J. Jeong, J.-S. Yoon, S. Lee, and R.-H. Baek, "Comprehensive analysis of source and drain recess depth variations on silicon nanosheet FETs for sub 5-nm node SoC application," *IEEE Access*, vol. 8, pp. 35873–35881, 2020.
- [4] A. Spessot, B. Parvais, A. Rawat, K. Miyaguchi, P. Weckx, D. Jang, and J. Ryckaert, "Device scaling roadmap and its implications for logic and analog platform," in *Proc. IEEE BiCMOS Compound Semiconductor Integr. Circuits Technol. Symp. (BCICTS)*, Nov. 2020, pp. 1–8.
- [5] B. Iniguez, D. Jimenez, J. Roig, H. A. Hamid, L. F. Marsal, and J. Pallarès, "Explicit continuous model for long-channel undoped surrounding gate MOSFETs," *IEEE Trans. Electron Devices*, vol. 52, no. 8, pp. 1868–1873, Aug. 2005.
- [6] L. Zhang, X. Lin, J. He, and M. Chan, "An analytical charge model for double-gate tunnel FETs," *IEEE Trans. Electron Devices*, vol. 59, no. 12, pp. 3217–3223, Dec. 2012.
- [7] S. Bangsaruntip, K. Balakrishnan, S.-L. Cheng, J. Chang, M. Brink, I. Lauer, R. L. Bruce, S. U. Engelmann, A. Pyszyna, G. M. Cohen, L. M. Gignac, C. M. Breslin, J. S. Newbury, D. P. Klaus, A. Majumdar, J. W. Sleight, and M. A. Guillorn, "Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond," in *IEDM Tech. Dig.*, Dec. 2013, pp. 1–4.
- [8] R. Wang, J. Zhuge, R. Huang, Y. Tian, H. Xiao, L. Zhang, C. Li, X. Zhang, and Y. Wang, "Analog/RF performance of Si nanowire MOSFETs and the impact of process variation," *IEEE Trans. Electron Devices*, vol. 54, no. 6, pp. 1288–1294, Jun. 2007.
- [9] D. Nagy, G. Indalecio, A. J. García-Loureiro, M. A. Elmessary, K. Kalna, and N. Seoane, "FinFET versus gate-all-around nanowire FET: Performance, scaling, and variability," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 332–340, 2018.
- [10] V. M. Srivastava and G. Singh, *MOSFET Technologies for Double-Pole Four Throw Radio Frequency Switch*. Cham, Switzerland: Springer, Oct. 2013.
- [11] S.-H. Oh, D. Monroe, and J. M. Hergenrother, "Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs," *IEEE Electron Device Lett.*, vol. 21, no. 9, pp. 445–447, Sep. 2000.
- [12] J. Wang, E. Polizzi, and M. Lundstrom, "A computational study of ballistic silicon nanowire transistors," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 2003, pp. 1–4.

- [13] B. C. Paul, S. Fujita, M. Okajima, T. H. Lee, H.-S. P. Wong, and Y. Nishi, "Impact of a process variation on nanowire and nanotube device performance," *IEEE Trans. Electron Devices*, vol. 54, no. 9, pp. 2369–2376, Sep. 2007.
- [14] N. Gowthaman and M. Viranjay Srivastava, "Capacitive modeling of CSDG MOSFETs for hybrid RF applications," *IEEE Access*, vol. 9, pp. 89234–89242, 2021.
- [15] S. Rewari, S. Haldar, V. Nath, S. S. Deswal, and R. S. Gupta, "Numerical modeling of Subthreshold region of junctionless double surrounding gate MOSFET (JLDGS)," *Superlattices Microstruct.*, vol. 90, pp. 8–19, Nov. 2015.
- [16] V. Srivastava, "Signal processing for wireless communication MIMO system with nano-scaled CSDG MOSFET based DP4T RF switch," *Recent Patents Nanotechnol.*, vol. 9, no. 1, pp. 26–32, Mar. 2015.
- [17] C. Hong, J. Zhou, J. Huang, R. Wang, W. Bai, J. B. Kuo, and Y. Chen, "A general and transformable model platform for emerging multi-gate MOSFETs," *IEEE Electron Device Lett.*, vol. 38, no. 8, pp. 1015–1018, Aug. 2017.
- [18] U. A. Maduagwu and V. M. Srivastava, "Bridge rectifier with cylindrical surrounding double-gate MOSFET: A model for better efficiency," in *Proc. Int. Conf. Domestic Use Energy (DUE)*, Apr. 2017, pp. 109–113.
- [19] K. Suzuki, T. Tanaka, Y. Tosaka, H. Horie, and Y. Arimoto, "Scaling theory for double-gate SOI MOSFETs," *IEEE Trans. Electron Devices*, vol. 40, no. 12, pp. 2326–2329, Dec. 1993.
- [20] C. P. Auth and J. D. Plummer, "Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFETs," *IEEE Electron Device Lett.*, vol. 18, no. 2, pp. 74–76, Feb. 1997.
- [21] A. Y. Shklyar, *Complete Second Order Linear Differential Equations in Hilbert Spaces*. Basel, Switzerland: Birkhauser, 2012.
- [22] U. A. Maduagwu and V. M. Srivastava, "Analytical performance of the threshold voltage and subthreshold swing of CSDG MOSFET," *J. Low Power Electron. Appl.*, vol. 9, no. 1, pp. 1–10, Nov. 2019.
- [23] W. F. Ames, *Numerical Methods for Partial Differential Equations*. New York, NY, USA: Academic, 2014.
- [24] D. R. Bland, *Solutions of Laplace's Equation*. Springer, 2012.
- [25] M. A. Uchechukwu and V. M. Srivastava, "Channel length scaling pattern for cylindrical surrounding double-gate (CSDG) MOSFET," *IEEE Access*, vol. 8, pp. 121204–121210, 2020.
- [26] X. Liang and Y. Taur, "A 2-D analytical solution for SCEs in DG MOSFETs," *IEEE Trans. Electron Devices*, vol. 51, no. 8, pp. 1385–1391, Aug. 2004.
- [27] T. Ohtou, N. Sugii, and T. Hiramoto, "Impact of parameter variations and random dopant fluctuations on short-channel fully depleted SOI MOSFETs with extremely thin BOX," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 740–742, Aug. 2007.
- [28] D. J. Frank, Y. Taur, M. Jeong, and H. S. Wong, "Monte Carlo modeling of threshold variation due to dopant fluctuations," in *Symp. VLSI Circuits. Dig. Papers*, Jun. 1999, pp. 171–172.
- [29] T. Mizuno, J.-I. Okamura, and A. Toriumi, "Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFETs," *IEEE Trans. Electron Devices*, vol. 41, no. 11, pp. 2216–2221, Nov. 1994.
- [30] Y. Kamata, "High-k/Ge MOSFETs for future nanoelectronics," *Mater. Today*, vol. 11, nos. 1–2, pp. 30–38, Jan. 2008.
- [31] M. Salmani-Jelodar, H. Ilatikhameneh, S. Kim, K. Ng, P. Sarangapani, and G. Klimeck, "Optimum High-k oxide for the best performance of ultra-scaled double-gate MOSFETs," *IEEE Trans. Nanotechnol.*, vol. 15, no. 6, pp. 904–910, Nov. 2016.
- [32] F. J. G. Sánchez, A. Ortiz-Conde, G. De Mercato, J. A. Salcedo, J. J. Liou, and Y. Yue, "New simple procedure to determine the threshold voltage of MOSFETs," *Solid-State Electron.*, vol. 44, no. 4, pp. 673–675, Apr. 2000.
- [33] G. Pei, J. Kedzierski, P. Oldiges, M. Jeong, and E. C. C. Kan, "FinFET design considerations based on 3-D simulation and analytical modeling," *IEEE Trans. Electron Devices*, vol. 49, no. 8, pp. 1411–1419, Aug. 2002.
- [34] C. Jack Lee, H. J. Cho, C. S. Kang, S. Rhee, Y. H. Kim, R. Choi, C. Y. Kang, C. Choi, and M. Abkar, "High-k dielectrics and MOSFET characteristics," in *IEDM Tech. Dig.*, Dec. 2003, pp. 1–4.
- [35] J. H. K. Verma, S. Haldar, R. Gupta, and M. Gupta, "Modeling and simulation of cylindrical surrounding double-gate (CSDG) MOSFET with vacuum gate dielectric for improved hot-carrier reliability and RF performance," *J. Comput. Electron.*, vol. 15, no. 2, pp. 657–665, Jun. 2016.
- [36] V. M. Srivastava, K. S. Yadav, and G. Singh, "Design and performance analysis of cylindrical surrounding double-gate MOSFET for RF switch," *Microelectron. J.*, vol. 42, no. 10, pp. 1124–1135, Oct. 2011.
- [37] A. S. Sedra and K. C. Smith, *Microelectronic Circuits: Theory and Applications*, 7th ed. London, U.K.: Oxford Univ. Press, 2014.
- [38] S. K. Dargar and V. M. Srivastava, "Design of double-gate tri-active layer channel based IGZO thin-film transistor for improved performance of ultra-low-power RFID rectifier," *IEEE Access*, vol. 8, pp. 194652–194662, 2020.
- [39] S. Wolf, *Silicon Processing for the VLSI Era—The submicron MOSFET*, vol. 3. Huntington Beach, CA, USA: Lattice Press, Jan. 1994.
- [40] R. Zhang, X. Tang, X. Yu, J. Li, and Y. Zhao, "Aggressive EOT scaling of Ge pMOSFETs with $\text{HfO}_2/\text{AlO}_x/\text{GeO}_x$ gate-stacks fabricated by ozone postoxidation," *IEEE Electron Device Lett.*, vol. 37, no. 7, pp. 831–834, Jul. 2016.
- [41] D. Garbin, E. Vianello, O. Bichler, Q. Raffay, C. Gamrat, G. Ghibaudo, B. DeSalvo, and L. Perniola, "HfO₂-based OxRAM devices as synapses for convolutional neural networks," *IEEE Trans. Electron Devices*, vol. 62, no. 8, pp. 2494–2501, Aug. 2015.
- [42] S. Kumar, E. Goel, K. Singh, B. Singh, P. K. Singh, K. Baral, and S. Jit, "2-D analytical modeling of the electrical characteristics of dual-material double-gate TFETs with a $\text{SiO}_2/\text{HfO}_2$ stacked gate-oxide structure," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 960–968, Mar. 2017.



UCHECHUKWU A. MADUAGWU (Member, IEEE) received the bachelor's degree in electronic engineering from the University of Nigeria, Nigeria, in 2013, and the master's degree in electronic engineering from the University of KwaZulu-Natal, Durban, South Africa, in 2019, where he is currently pursuing the Ph.D. degree in electronic engineering.

He is the author of more than ten scientific refereed journals and conferences. His research interests include nanotechnology, MOSFETs, semiconductor scaling, VLSI, and various novel MOSFET structures.



VIRANJAY M. SRIVASTAVA (Senior Member, IEEE) received the bachelor's degree in electronics and instrumentation engineering, in 2002, the master's degree in VLSI design, in 2008, and the Ph.D. degree in RF microelectronics and VLSI design, in 2012.

He has worked on the fabrication of devices and the development of circuit design. Presently, he is working with the Department of Electronic Engineering, Howard College, University of KwaZulu-Natal, Durban, South Africa. He has more than 19 years of teaching and research experience in the area of VLSI design, RFIC design, and analog IC design. He has supervised various bachelor's, master's, and Ph.D. theses. He has worked as a reviewer for several journals and conferences, both national and international. He is the author/coauthor of more than 290 scientific contributions, including articles in international refereed journals and conferences, and also the author of various books.

Prof. Srivastava is a member of IET and IITPSA, a Senior Member of SAIEE, and a Life Member of IEEE-HKN. He is a Professional Engineer of ECSA, South Africa.

...