1993 International Integrated Reliability Workshop Final Report

Stanford Sierra Camp
Lake Tahoe, California
October 24- 27, 1993

Sponsored by
the IEEE Electron Devices Society and
the IEEE Reliability Society

1993 IEEE INTERNATIONAL
INTEGRATED RELIABILITY WORKSHOP
(formerly Wafer Level Reliability Workshop)

WORKSHOP OFFICERS

GENERAL CHAIR .... Harry A. Schafft, *NIST*
FINANCE CHAIR .... Patrick E. Kennedy, *Management Sciences*
FINANCE CO-CHAIR .... Paul J. Marcoux, *Hewlett-Packard*
TECHNICAL PROGRAM CHAIR .... David L. Erhart, *Motorola*
SECRETARY ....Warren K. Gladden, *Advanced Micro Devices*

MANAGEMENT COMMITTEE

ARRANGEMENTS CHAIR .... Patrick E. Kennedy, *Management Sciences*
ARRANGEMENTS CO-CHAIR .... Cleston R. Messick, *National Semiconductor*
PUBLICATIONS CHAIR .... Barbara Vasquez, *Motorola*
PUBLICATIONS CO-CHAIR .... Daniel P. Chesire, *AT&T Bell Laboratories*
COMMUNICATIONS CHAIR .... Raif Hijab, *Advanced Micro Devices*
COMMUNICATIONS CO-CHAIR ....Tin Yau Ying, *Mitre Corporation*
AUDIO-VISUAL CHAIR .... Ajit K. Goel, *Oneida Research Services, Inc*
AUDIO-VISUAL CO-CHAIR .... Jon E. Klema, *Motorola*
SPECIAL INTEREST GROUPS COORDINATOR........ Jay Shideler, *National Semiconductor*
CONSULTANTS..................................... Roy & Becky Walker, *SAR Associates*

TECHNICAL PROGRAM COMMITTEE

Kenneth C. Boyko
AT&T

Michael Dion
Harris Semiconductor

David L. Erhart, Chair
Motorola

Warren Gladden
Advancd Micro Devices

Hoang Huy Hoang
SGS-THOMSON

James W. Miller
Motorola

Eric S. Snyder
Sandia National Labs

Barbara Vasquez
Motorola

BOARD OF DIRECTORS

D. A. Baglee, Chair
Intel

R. C. Blish, II
Intel

L. A. Kasprzak
Franciscan University

P. E. Kennedy
Management Sciences

J. W. McPherson
Texas Instruments

H. A. Schafft
NIST

R. W. Thomas
Technology Experts Network

M. H. Woods
Intel

Sponsored by
the ELECTRON DEVICE SOCIETY and the RELIABILITY SOCIETY
of the
INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

For information contact: Harry A. Schafft, NIST, Building 225; B-360; Rt 270 & Quince Orchard Rd; Gaithersburg, MD 20899; 301-975-2234; fax: 301-948-4081; email: SCHAFFT@SED.EEEL.NIST.GOV

contents

Foreword ... vi

Special Recognition and Appreciation Award ... vii

KEYNOTE ADDRESS

Reduced-Radius-Removal and Its Effect on In-Line and Field Reliability Improvements
Hamid R. Torabi ... 1

PRESENTATIONS

A Fast Wafer-Level Test for Screening VLSI Metallizations
Kuan-Yu Fu and Tapan Mohanti ... 8

Reproducibility of JEDEC Standard Current and Voltage Ramp Test Procedures for Thin-Dielectric Breakdown Characterization
John S. Suehle ... 22

Ionic Stress Technique with Individual V_t Measurements on a 144K SRAM
Kimball M. Watson ... 35

Single Gate EPROM Cell for the End-of-Line Ionic Contamination Test
Jozef Mitros ... 40

Evidence for a Correct SiO_2 Voltage Acceleration Model
William M. Miller, Cleston Messick, Norman Smith, and Jay Shideler ... 45

Considerations on Oxide Reliability QC
Hisao Katto ... 52

Experimental Investigation of the Validity of TDDB Voltage Acceleration Models
John S. Suehle, Prasad Chaparala, Cleston Messick, William M. Miller, and Ken C. Boyko ... 59

Implementation of In-Line TDDB Testing for Gate Oxide Reliability Improvement
B. Aldridge, D. Zeglinski, and M. Vadipour ... 68

Device Design Issues for Electro-Static Discharge Suppression Based on the Monitoring of the Lattice Temperature of Silicon
G.H. Lim, K.D. Yoo, J.H. Jin, S.K. Lim, and K.H. Choi ... 79

High Accuracy Die Mechanical Stress Measurement with the ATC04 Assembly Test Chip
James N. Sweet and David W. Peterson ... 90

The Customer's Role in Building-In Reliability
Robert W. Thomas ... 98

PRESENTATIONS (Continued)

The Use of Statistical Methods to Insure the Quality and Optimization of Polysilicon Deposition
Mariano Aceves-Mijares, Roberto Murphy-Arteaga, Alfonso Torres-Jacome, and Wilfrido Calleja-Arriaga 105

Effect of Layout on Gate Oxide Defects at Gate Edges
Chun Jiang and Dipankar Pramanik 113

Characterization of Wafer Charging Mechanisms and Oxide Survival Prediction Methodology
Wes Lukaszek, William Dixon, Cleston Messick, Steve Reno Michael Vella, and Jay Shideler 117

Building-In Reliability During Product Development in IBM Microelectronics
H.S. Rathore, R.A. Wachnik, R. Filippi, and J. Gajda 124

Reliability Factors
J.M. Frary 144

Survey of Known-Good-Die Technologies
Barbara Vasquez and Scott Lindsey 152

Known-Good-Die Carrier — Reliability Evaluation
Fariboz Agahdel, H.B. Teoh, Salvatore Rizzo, and Randy Roebuck 162

An Investigation of Key Factors Involved in the Manufacturability and Qualification of Known-Good-Die Processes
Don VanOverloop and Scott Walker 167

KGD PANEL DISCUSSION
edited by *Barbara Vasquez* 179

DISCUSSION GROUP SUMMARY REPORTS

WLR: Reliability Models/Physics
Vance Tyree and Don Pierce 187

WLR: Implementation
Gordon Claudius and Raif Hijab 188

BIR Issues: Development Through Manufacturing
Paul J. Marcoux and Barbara Vasquez *189*

BIR Issues: Suppliers and Customers
J.M. Frary and Robert W. Thomas *196*

POSTER PRESENTATIONS

The Role of Reliability Test Chips (RTCs) for ASIC Reliability Assessment
D. Erhart 198

Revealing Metal Corrosion Failures Using Wafer Level Temperature Cycle Stress Testing
J. Duffalo, J. Staszkow, J. Chan, P. Egelhoff, H. Pollack, P. Shah 201

Thermal Analysis of DLBI (Die Level Burn in) Carrier
M. Park and W. Khalil 203

VLSI Metallization Screening Using Normalized Conductance Method
T. Mohanti and K. Fu 204

Development of an Active Membrane Probe Card
J. Leung and S. Wong 206

Wafer Level Transmission Line Pulse Testing for Optimization of Output Transistor ESD Resistance
J. Miller, N. Dickson, and T. Rushing 208

Multichip Modules: Packaging Solutions for Size Performance Integration
B. Vasquez and F. Tippins 215

Access-Chip Early Reliability Estimation
D. Moran 218

Wafer Bin Triggering: Containment if Statistically Abnormal Wafers
P. Kowalczyk 220

Wafer Level Reliability: Competitiveness and Implementation Issues
J. May and H. Hoang 223

The Dependence of Ramp Rate on Breakdown Voltage and the Relation of Breakdown Field for Voltage Ramp Testing of Oxides for Various Companies
D. Tanner and C. Messick 227

Influence of BiCMOS Processing on Thin Gate Oxide Quality
S. Whiston 229

In-Line Monitoring of Hot Carrier Lifetime and its Dependency on Process Parameter for Submicron High Density DRAM Manufacturing
S. Hong, D. Shin, W. Lee, B. Ryu, and H. Chung 234

SPECIAL INTEREST GROUPS REPORT
D. Erhart and J. Shideler 237

BIOGRAPHIES 241