



**1993 International Integrated  
Reliability Workshop  
Final Report**

**Stanford Sierra Camp  
Lake Tahoe, California  
October 24- 27, 1993**

**Sponsored by  
the IEEE Electron Devices Society and  
the IEEE Reliability Society**

**1993 IEEE INTERNATIONAL  
INTEGRATED RELIABILITY WORKSHOP  
(formerly Wafer Level Reliability Workshop)**

**WORKSHOP OFFICERS**

GENERAL CHAIR ..... Harry A. Schafft, *NIST*  
FINANCE CHAIR ..... Patrick E. Kennedy, *Management Sciences*  
FINANCE CO-CHAIR ..... Paul J. Marcoux, *Hewlett-Packard*  
TECHNICAL PROGRAM CHAIR ..... David L. Erhart, *Motorola*  
SECRETARY ..... Warren K. Gladden, *Advanced Micro Devices*

**MANAGEMENT COMMITTEE**

ARRANGEMENTS CHAIR ..... Patrick E. Kennedy, *Management Sciences*  
ARRANGEMENTS CO-CHAIR ..... Cleston R. Messick, *National Semiconductor*  
PUBLICATIONS CHAIR ..... Barbara Vasquez, *Motorola*  
PUBLICATIONS CO-CHAIR ..... Daniel P. Chesire, *AT&T Bell Laboratories*  
COMMUNICATIONS CHAIR ..... Raif Hijab, *Advanced Micro Devices*  
COMMUNICATIONS CO-CHAIR ..... Tin Yau Ying, *Mitre Corporation*  
AUDIO-VISUAL CHAIR ..... Ajit K. Goel, *Oneida Research Services, Inc*  
AUDIO-VISUAL CO-CHAIR ..... Jon E. Klema, *Motorola*  
SPECIAL INTEREST GROUPS COORDINATOR ..... Jay Shideler, *National Semiconductor*  
CONSULTANTS ..... Roy & Becky Walker, *SAR Associates*

**TECHNICAL PROGRAM COMMITTEE**

Kenneth C. Boyko <i>AT&amp;T</i>	Hoang Huy Hoang <i>SGS-THOMSON</i>
Michael Dion <i>Harris Semiconductor</i>	James W. Miller <i>Motorola</i>
David L. Erhart, Chair <i>Motorola</i>	Eric S. Snyder <i>Sandia National Labs</i>
Warren Gladden <i>Advanced Micro Devices</i>	Barbara Vasquez <i>Motorola</i>

**BOARD OF DIRECTORS**

D. A. Baglee, Chair <i>Intel</i>	J. W. McPherson <i>Texas Instruments</i>
R. C. Blish, II <i>Intel</i>	H. A. Schafft <i>NIST</i>
L. A. Kasprzak <i>Franciscan University</i>	R. W. Thomas <i>Technology Experts Network</i>
P. E. Kennedy <i>Management Sciences</i>	M. H. Woods <i>Intel</i>

Sponsored by  
the ELECTRON DEVICE SOCIETY and the RELIABILITY SOCIETY  
of the  
INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

For information contact: Harry A. Schafft, NIST, Building 225; B-360; Rt 270 & Quince Orchard Rd;  
Gaithersburg, MD 20899; 301-975-2234; fax: 301-948-4081;  
email: SCHAFFT@SED.EEEL.NIST.GOV

# contents

Foreword .....	vi
Special Recognition and Appreciation Award .....	vii

## KEYNOTE ADDRESS

Reduced-Radius-Removal and Its Effect on In-Line and Field Reliability Improvements <i>Hamid R. Torabi</i> .....	1
--	---

## PRESENTATIONS

A Fast Wafer-Level Test for Screening VLSI Metallizations <i>Kuan-Yu Fu and Tapan Mohanti</i> .....	8
Reproducibility of JEDEC Standard Current and Voltage Ramp Test Procedures for Thin-Dielectric Breakdown Characterization <i>John S. Suehle</i> .....	22
Ionic Stress Technique with Individual $V_t$ Measurements on a 144K SRAM <i>Kimball M. Watson</i> .....	35
Single Gate EPROM Cell for the End-of-Line Ionic Contamination Test <i>Jozef Mitros</i> .....	40
Evidence for a Correct $\text{SiO}_2$ Voltage Acceleration Model <i>William M. Miller, Cleston Messick, Norman Smith, and Jay Shideler</i> .....	45
Considerations on Oxide Reliability QC <i>Hisao Katto</i> .....	52
Experimental Investigation of the Validity of TDDB Voltage Acceleration Models <i>John S. Suehle, Prasad Chaparala, Cleston Messick, William M. Miller, and Ken C. Boyko</i> .....	59
Implementation of In-Line TDDB Testing for Gate Oxide Reliability Improvement <i>B. Aldridge, D. Zeglinski, and M. Vadipour</i> .....	68
Device Design Issues for Electro-Static Discharge Suppression Based on the Monitoring of the Lattice Temperature of Silicon <i>G.H. Lim, K.D. Yoo, J.H. Jin, S.K. Lim, and K.H. Choi</i> .....	79
High Accuracy Die Mechanical Stress Measurement with the ATC04 Assembly Test Chip <i>James N. Sweet and David W. Peterson</i> .....	90
The Customer's Role in Building-In Reliability <i>Robert W. Thomas</i> .....	98

## PRESENTATIONS (Continued)

The Use of Statistical Methods to Insure the Quality and Optimization of Polysilicon Deposition <i>Mariano Aceves-Mijares, Roberto Murphy-Arteaga, Alfonso Torres-Jacome, and Wilfrido Calleja-Arriaga</i> .....	105
Effect of Layout on Gate Oxide Defects at Gate Edges <i>Chun Jiang and Dipankar Pramanik</i> .....	113
Characterization of Wafer Charging Mechanisms and Oxide Survival Prediction Methodology <i>Wes Lukaszek, William Dixon, Cleston Messick, Steve Reno Michael Vella, and Jay Shideler</i> .....	117
Building-In Reliability During Product Development in IBM Microelectronics <i>H.S. Rathore, R.A. Wachnik, R. Filippi, and J. Gajda</i> .....	124
Reliability Factors <i>J.M. Frary</i> .....	144
Survey of Known-Good-Die Technologies <i>Barbara Vasquez and Scott Lindsey</i> .....	152
Known-Good-Die Carrier — Reliability Evaluation <i>Fariboz Agahdel, H.B. Teoh, Salvatore Rizzo, and Randy Roebuck</i> .....	162
An Investigation of Key Factors Involved in the Manufacturability and Qualification of Known-Good-Die Processes <i>Don VanOverloop and Scott Walker</i> .....	167
KGD PANEL DISCUSSION edited by <i>Barbara Vasquez</i> .....	179

## DISCUSSION GROUP SUMMARY REPORTS

WLR: Reliability Models/Physics <i>Vance Tyree and Don Pierce</i> .....	187
WLR: Implementation <i>Gordon Claudius and Raif Hijab</i> .....	188
BIR Issues: Development Through Manufacturing <i>Paul J. Marcoux and Barbara Vasquez</i> .....	189
BIR Issues: Suppliers and Customers <i>J.M. Frary and Robert W. Thomas</i> .....	196

## POSTER PRESENTATIONS

The Role of Reliability Test Chips (RTCs) for ASIC Reliability Assessment <i>D. Erhart</i> .....	198
Revealing Metal Corrosion Failures Using Wafer Level Temperature Cycle Stress Testing <i>J. Duffalo, J. Staszko, J. Chan, P. Egelhoff, H. Pollack, P. Shah</i> .....	201
Thermal Analysis of DLBI (Die Level Burn in) Carrier <i>M. Park and W. Khalil</i> .....	203
VLSI Metallization Screening Using Normalized Conductance Method <i>T. Mohanti and K. Fu</i> .....	204
Development of an Active Membrane Probe Card <i>J. Leung and S. Wong</i> .....	206
Wafer Level Transmission Line Pulse Testing for Optimization of Output Transistor ESD Resistance <i>J. Miller, N. Dickson, and T. Rushing</i> .....	208
Multichip Modules: Packaging Solutions for Size Performance Integration <i>B. Vasquez and F. Tippins</i> .....	215
Access-Chip Early Reliability Estimation <i>D. Moran</i> .....	218
Wafer Bin Triggering: Containment if Statistically Abnormal Wafers <i>P. Kowalczyk</i> .....	220
Wafer Level Reliability: Competitiveness and Implementation Issues <i>J. May and H. Hoang</i> .....	223
The Dependence of Ramp Rate on Breakdown Voltage and the Relation of Breakdown Field for Voltage Ramp Testing of Oxides for Various Companies <i>D. Tanner and C. Messick</i> .....	227
Influence of BiCMOS Processing on Thin Gate Oxide Quality <i>S. Whiston</i> .....	229
In-Line Monitoring of Hot Carrier Lifetime and its Dependency on Process Parameter for Submicron High Density DRAM Manufacturing <i>S. Hong, D. Shin, W. Lee, B. Ryu, and H. Chung</i> .....	234
SPECIAL INTEREST GROUPS REPORT <i>D. Erhart and J. Shideler</i> .....	237
BIOGRAPHIES .....	241