

# Blue Laser Diode Annealed Top-gate Low Temperature Poly-Si TFTs with Low Resistance of Source/Drain from Deposited n+ Layer

Hongyuan Xu, Guangmiao Wan, Xu Wang, Xiaoliang Zhou, Jing Liu, Jinming Li, Lei Lu and Shengdong Zhang, *Senior Member, IEEE*

**Abstract**— In this letter, a high performance and large area feasible top-gate low-temperature polysilicon thin film transistor (LTPS TFT) technology is reported. The poly-Si active layer was formed by crystallizing the plasma enhanced chemical vapor deposited (PECVD) amorphous silicon (a-Si) film using the blue laser diode anneal (BLDA) technique. The low resistance of source-drain (S/D) regions were formed from a heavily-doped PECVD a-Si layer. The fabricated top-gate LTPS TFTs exhibit excellent electrical performances, with the carrier mobility more than  $556.66 \text{ cm}^2/\text{V}\cdot\text{s}$  and on/off-current ratio over  $1.58 \times 10^7$ . This proposed technology is expected to promote the manufacturing lines to the higher generations.

**Index Terms** — Low temperature polysilicon; Thin film transistors; Blue laser diode annealing.

## I. INTRODUCTION

IN the past two decades, thin-film transistor (TFT) technologies have been ceaselessly evolving to meet the growing demands of flat-panel displays and other large-area electronics [1-9]. The low temperature polycrystalline silicon (LTPS) TFT has shown remarkable superiorities in carrier mobility and electrical stability over its counterparts of amorphous silicon (a-Si) and oxide semiconductor (OS) TFTs [10-16]. In order to induce crystallization in amorphous silicon (a-Si) films, a variety of methods have been proposed, namely solid phase crystallization (SPC), metal induced crystallization (MIC), excimer laser annealing (ELA), and continuous-wave (CW) laser crystallization. While each of these technologies has its own merits and limitations, it is worth noting that SPC is associated with drawbacks such as a high defect density within the crystallized films and a relatively prolonged process time. Similarly, the utilization of poly-Si films through MIC is often

plagued by the issue of metal contamination. The mainstream LTPS TFT technology for display panel productions so far has been based on the excimer laser annealing (ELA) technique which recrystallizes the plasma-enhanced chemical vapor deposition (PECVD) a-Si into poly-Si to form channel layers. Although the ELA provides the poly-Si with high crystallinity, short crystallization time and high film quality, it is hardly possible to be scaled-up to match the large substrate of high generation panel lines [17], such as G8.5 ( $216\text{cm} \times 246\text{cm}$ ) or higher ones. Moreover, the source/drain (S/D) regions of top-gate LTPS TFTs are usually heavily doped by the ion implantation, which is another bottle neck of enlarging the substrate size. These two shortcomings of the current LTPS TFT technology are hindering the production lines to go up to the higher generations.

Over the years, significant progress has been made in developing the blue laser diode annealing (BLDA) to recrystallize a-Si on large-sized substrates [18-20]. High performance metrics have been achieved on top-gate BLDA-LTPS TFTs with S/D doped by the large area-compatible ion shower [21-24], while the limited doping depth restricts its industrial application. Moreover, the straight substitution of metal S/D for n<sup>+</sup>-LTPS could lead to high S/D resistances ( $R_{sd}$ ) [25].

In this work, a high-performance n-type top-gate LTPS TFT technology was developed. The LTPS films were formed by a continuous-wave (CW) BLDA technique, and the low resistance of source-drain regions was resulted from a heavily-doped a-Si layers by PECVD and then recrystallized by the BLDA. Both the crystallization and the S/D doping can be well performed on the large mother substrates.

The cross-sectional schematic of the top-gate BLDA-LTPS TFT is shown in Fig. 1. A buffer layer of 300-nm-thick PECVD silicon oxide ( $\text{SiO}_x$ ) was deposited on the glass substrate. The

This work is financially supported by Shenzhen Municipal Scientific Program under Grants GXWD20201231165807007-20200807025-846001, SGDX20201103095610029, SGDX20211123145404006, SGDX20201103095607022, and JCYJ20200109140610435 (Corresponding authors: Shengdong Zhang.)

Hongyuan Xu, Lei Lu and Shengdong Zhang are with the School of Electronic and Computer Engineering, Shenzhen Graduate School, Peking University, Shenzhen 518055, China (e-mail: lulei@pku.edu.cn, zhangsd@pku.edu.cn).

Guangmiao Wan, Xu Wang, Shouqing Chen, Xiaoliang Zhou, Jing Liu and Jinming Li are with the TCL-CSOT, Shenzhen 518132, China (e-mail: wanguangmiao@tcl.com)

Shengdong Zhang is also with the School of Integrated Circuits, Peking University, Beijing 100871, China.

## II. EXPERIMENTAL DETAILS




Fig. 1. Cross-sectional schematic diagram and major fabrication steps of the LTPS TFT.

first a-Si layer of 30 nm was deposited at 360 °C in the PECVD reactor using the silane (SiH<sub>4</sub>), phosphorane (PH<sub>3</sub>), and hydrogen (H<sub>2</sub>) with flow rates of 1 sccm, 1.6 sccm and 3 sccm, respectively. The high ratio of PH<sub>3</sub> enables the in-situ heavy doping of a-Si. Following the patterning of such doped a-Si in the reactive ion etcher (RIE), the second intrinsic PECVD a-Si of 60 nm was deposited at 360 °C using SiH<sub>4</sub> and H<sub>2</sub> as the source gases. Both a-Si layers were thermally dehydrogenated in the nitrogen (N<sub>2</sub>) atmosphere at 400 °C for 30 min and then simultaneously crystallized during the subsequent BLDA process. The simultaneous phosphorus diffusion from underneath n<sup>+</sup>-Si to upper intrinsic layer forms the n<sup>+</sup>-LTPS S/D next to the intrinsic LTPS channel, as shown in Fig.1.

After the patterning of LTPS active islands, 50-nm SiO<sub>x</sub> and 50-nm silicon nitride (SiN<sub>x</sub>) were successively deposited by PECVD as the gate insulator (GI). Then, the bilayer gate metal of molybdenum-titanium (MoTi) alloy and copper (Cu) was sputtered without breaking the vacuum. The gate stack of MoTi/Cu and SiO<sub>x</sub>/SiN<sub>x</sub> were then patterned by the wet and dry etching, respectively. Another thicker PECVD stack of 200 nm SiO<sub>x</sub>/200 nm SiN<sub>x</sub> was deposited as the inter layer dielectric (ILD), followed by the opening of contact holes through GI and ILD. The whole n<sup>+</sup>-Si layer within holes is also etched through, so the final S/D electrodes of MoTi/Cu bilayer can form large-area uniform contacts with n<sup>+</sup>-Si sidewalls, as illustrated in Fig.1. Moreover, a set of offset regions with the length of L<sub>offset</sub> between gate and S/D electrodes was also designed.

The gallium nitride (GaN) laser diodes with the wavelength (λ) of 448 nm are arrayed to implement the BLDA system with beam size and space respectively of 65 μm and 10 μm, as shown in Fig. 1(a). The scan speed and power density are optimized to 800 mm/s and 170 kW/cm<sup>2</sup>.

### III. RESULTS AND DISCUSSION

The effectiveness of BLDA on the crystallization of PECVD a-Si was first evaluated using the electron back-scattering diffraction (EBSD) image and the inverse pole figure. Fig. 2(b) exhibits that the BLDA-LTPS film has the obvious crystal orientations and grain boundaries. As measured using a threshold angle of 15°, the grain boundary can be identified where the crystal orientation changes more than such a threshold angle. As revealed in Fig. 2, the BLDA-induced poly-Si consists of rod-like crystalline islands with the average grain width and length larger than 1 μm and 10 μm, respectively. This demonstrates the good crystallization of a-Si film along the laser scanning direction. Single crystals with multiple orientations can be clearly observed in Fig. 2(c), where the different colors represent different crystal orientations in the prepared poly-Si films. As marked using the green color in Fig. 2(b), the <101> is the preferred orientation of most crystalline grains, resulting in less grain boundaries. These characterization results well demonstrate that the BLDA is capable of effectively crystallizing the a-Si layer. Such high-crystallinity of poly-Si channel with less grain boundary defects is highly beneficial for the electric performance of LTPS TFTs.




Fig. 2. (a) Optical micrograph, (b) grain size statistics and (c) inverse pole figure (IPF) of the BLDA LTPS.




Fig. 3. HRTEM cross-sectional images of (a) S/D region and (b) poly-Si/SiO<sub>x</sub> interface, with the depth profile of phosphorus shown in the insert. (c-d) Electron diffraction patterns of poly-Si films in the S/D region.

The cross-section of the top-gate BLDA-LTPS TFT was then investigated using the high-resolution transmission electron microscope (HRTEM). As shown in Fig. 3(a) and 3(b), a smooth interface was clearly observed between the poly-Si active layer and GI/metal. Such smooth surface of LTPS layer is consistent with the observation in Fig. 2(c) that most crystal grains have the common orientation. A smooth channel/GI interface is important for achieving the low interface state density. Fig. 3(b) further shows the HRTEM cross-sectional image of the interface between the active layer and the underneath buffer layer. A clear interface between poly-Si and amorphous SiO<sub>x</sub> can also be distinguished, suggesting the full crystallization of the whole a-Si layer during the BLDA.

As evaluated using the energy dispersive spectrometer (EDS), the depth profile of phosphorus along the line in Fig. 3(a) is shown in the Inset of Fig. 3(a). The BLDA-induced thermal diffuse of phosphorus from n<sup>+</sup>-Si island to initially intrinsic a-Si film forms the whole n<sup>+</sup>-LTPS S/D. Such mechanisms are undoubtedly applicable to p+-type LTPS TFT. In order to analyze the crystalline states, the selected area of Fig. 3(a) was further characterized using the electron diffraction. Fig. 3(c) and (d) show the electron diffraction patterns of the initially




Fig. 4. (a) Transfer and (b) output characteristics of the NMOS poly-Si TFTs fabricated by BLDA process. The TFT' channel width  $W=7\mu\text{m}$  and channel length  $L=8\mu\text{m}$ .

intrinsic and  $n^+$  doped regions, respectively. The regularly arranged diffraction spots can be observed in both regions, indicating that both the Si layers have a high degree of crystallinity.

Fig. 4 shows the  $I_d-V_g$  characteristics of the fabricated LTPS TFTs with (a) the transfer and (b) the output ( $I_d-V_d$ ) with the near-zero  $L_{\text{offset}}$ . The field effect mobility ( $\mu_{fe}$ ), threshold voltage ( $V_{th}$ ), and sub-threshold swing (SS) were calculated to be  $556.66\text{ cm}^2/\text{Vs}$ ,  $0.55\text{ V}$ , and  $0.18\text{ V/decade}$  at  $V_d = 10\text{ V}$ , respectively. (The field effect mobility  $\mu_{fe}$  is obtained from the  $I_d-V_d$  curves in the saturation region using the equation  $I_d=(C_i\mu_{fe}W/2L)(V_g-V_T)^2$ , where  $C_i$ ,  $V_T$ ,  $W$  and  $L$  denote the gate capacitance, threshold gate voltage, channel width and length, respectively.) The ultrahigh mobility and steep SS should originate from the highly oriented large grains of BLDA poly-Si and the smooth channel/GI interface. In addition, no current crowding effect is observed within the low- $V_d$  regions of the output curves in Fig. 4(b), indicating the formation of the low-resistance  $n^+$ -S/D regions and the ideal S/D ohmic contacts.

The  $I_{\text{on}}/I_{\text{off}}$  ratio is then extracted at  $V_g=15\text{ V}/-10\text{ V}$  and  $V_d=10\text{ V}$ . Considering the superior  $\mu_{fe}$  and high  $I_{\text{on}}$ , such a moderate  $I_{\text{on}}/I_{\text{off}}$  of  $2.33\times 10^6$  is mainly ascribed to the unsatisfying  $I_{\text{off}}$  of  $3.96\times 10^{-10}\text{ A}$ . The high  $V_d$ -dependent  $I_{\text{off}}$  of LTPS TFTs is normally ascribed to the drain field-induced carrier generation at the grain boundaries within the drain depletion region. Such  $I_{\text{off}}$  strongly depends on the maximum electric field at the drain regions [26] and thus can be effectively relieved using the lightly doped drain (LDD) structure [26-28]. To emulate the LDD effect, a simple offset region of intrinsic poly-Si was designed between  $n^+$ -drain and gate-controlled channel, as shown in Fig. 1. The BLDA-LTPS TFTs were implemented with  $L_{\text{offset}}$  varying from 0 to  $3\mu\text{m}$ . The electrical characteristics and extracted key parameters were shown in Fig. 5 and Table 1 at  $V_d = 10\text{ V}$ . As quantitatively compared in Fig. 5(b), while  $I_{\text{on}}$  is only slightly reduced,  $I_{\text{off}}$  of the  $3\mu\text{m}$ - $L_{\text{offset}}$  TFT is one order of magnitude lower than that of transistor without the offset structure, contributing to a much higher  $I_{\text{on}}/I_{\text{off}}$ . The  $\log(I_{\text{off}})$  and  $L_{\text{offset}}$  have an approximate linear relationship, with a slope of approximately  $-0.35\text{ log(A)}/\mu\text{m}$ . The offset design indeed effectively weakens the maximum drain electric field and thus noticeably suppress the  $I_{\text{off}}$ . It is reasonably believed that the  $I_{\text{off}}$  could be further lowered and the ratio of  $I_{\text{on}}/I_{\text{off}}$  further increased if the  $L_{\text{offset}}$  was further




Fig. 5. (a) Transfer characteristics of the LTPS TFTs at different  $L_{\text{offset}}$ , and (b) the off-currents versus  $L_{\text{offset}}$ .

Table 1. Electrical parameters of the LTPS TFTs.

Parameter	$L_{\text{offset}}=0\mu\text{m}$	$L_{\text{offset}}=1\mu\text{m}$	$L_{\text{offset}}=2\mu\text{m}$	$L_{\text{offset}}=3\mu\text{m}$
$\mu_{fe}$ ( $\text{cm}^2/\text{Vs}$ )	556.66	404.68	356.89	290.51
$V_{th}$ (V)	0.55	0.03	0.26	0.56
SS (V/dec)	0.18	0.36	0.25	0.25
$I_{\text{off}}$ (A)	$3.96\times 10^{-10}$	$2.49\times 10^{-10}$	$9.27\times 10^{-11}$	$3.67\times 10^{-11}$
$I_{\text{on}}/I_{\text{off}}$	$2.33\times 10^6$	$3.16\times 10^6$	$7.46\times 10^6$	$1.58\times 10^7$




Fig. 6. The variation of transfer characteristic curve over time under (a) PBTS and (b) NBTIS.

lengthened.

Finally, PBTS and NBTIS testing was conducted on the  $3\mu\text{m}$ - $L_{\text{offset}}$  TFT device. The PBTS test conditions are  $V_g=30\text{ V}$ , temperature of  $60\text{ }^\circ\text{C}$ , and stress time of 3600 s. The NBTIS test conditions are  $V_g=-30\text{ V}$ , temperature of  $60\text{ }^\circ\text{C}$ , stress time of 3600 s, and lighting conditions of 6000 nits. Because NBTIS testing has more lighting conditions than PBTS, the  $I_{\text{off}}$  in the initial property of NBTIS is higher. From Fig. 6, it can be seen that under PBS and NBTIS stress conditions, the threshold gate voltage drift is  $0.31\text{ V}$  and  $-0.95\text{ V}$ , respectively, indicating that the device has good stability.

#### IV. CONCLUSION

A BLDA based top-gate LTPS TFT technology has been developed. The BLDA LTPS films exhibit high crystallinity, large grain size, highly uniformity orientation, and smooth interfaces with adjacent dielectrics. The deposited and then annealed  $n^+$  layer enables low resistance of source/drain regions. The fabricated top-gate BLDA-LTPS TFTs show high performance metrics, with  $\mu_{fe}$  of  $556.66\text{ cm}^2/\text{Vs}$  and  $I_{\text{on}}/I_{\text{off}}$  of  $1.58\times 10^7$ . Such BLDA-enabled LTPS technology noticeably strengthens the overall advantages of LTPS TFTs in the large-area electronics, especially by exploiting the cost effectiveness of high-generation display-panel production lines.

## REFERENCES

- [1] K. Nomura, H. Ohta, A. Takagi, T. Kamiya, M. Hirano, and H. Hosono, "Room-temperature fabrication of transparent flexible thin-film transistors using amorphous oxide semiconductors," *Nature*, vol. 432, no. 7016, pp. 488–492, Nov. 2004, doi: 10.1038/nature03090.
- [2] E. Fortunato, P. Barquinha, and R. Martins, "Oxide semiconductor thin film transistors: A review of recent advances," *Adv. Mater.*, vol. 24, no. 22, pp. 2945–2986, Jun. 2012, doi: 10.1002/adma.201103228.
- [3] H. Yang, X. Zhou, H. Fu, B. Chang, Y. Min, H. Peng, L. Lu, S. Zhang, "Metal Reaction-Induced Bulk-Doping Effect in Forming Conductive Source-Drain Regions of Self-Aligned Top-Gate Amorphous InGaZnO Thin-Film Transistors" *ACS Applied Materials and Interfaces*, vol. 13, no. 9, pp. 11442–11448, 2021, doi: 10.1021/acsami.0c21123.
- [4] Y. Shao, X. Xiao, L. Wang, Y. Liu and S. Zhang, "Anodized ITO Thin Film Transistors," *Advanced Functional Materials*, vol. 24, issues 26, July 9, pp.4170–4175, 2014, doi: 10.1002/adfm.201400263.
- [5] M. Stewart, R. S. Howell, L. Pires, and M. K. Hatalis, "Polysilicon TFT technology for active matrix OLED displays," *IEEE Trans. Electron Devices*, vol. 48, no. 5, pp. 845–851, May 2001, doi: 10.1109/16.918227.
- [6] S.-J. Lee, S.-W. Lee, K.-M. Oh, S.-J. Park, K.-E. Lee, Y.-S. Yoo, K.-M. Lim, M.-S. Yang, Y.-S. Yang, and Y.-K. Hwang, "A novel five photomask low-temperature polycrystalline silicon CMOS structure for AMLCD application," *IEEE Trans. Electron Devices*, vol. 57, no. 9, pp. 2324–2329, Sep. 2010, doi: 10.1109/TED.2010.2053868.
- [7] T. Kamiya, K. Nomura, and H. Hosono, "Present status of amorphous In–Ga–Zn–O thin-film transistors," *Sci. Technol. Adv. Mater.*, vol. 11, Sep. 2010, Art. no. 044305, doi: 10.1088/1468-6996/11/4/044305.
- [8] J. S. Park, W.-J. Maeng, H.-S. Kim, and J.-S. Park, "Review of recent developments in amorphous oxide semiconductor thin-film transistor devices," *Thin Solid Films*, vol. 520, no. 6, pp. 1679–1693, Jan. 2012, doi: 10.1016/j.tsf.2011.07.018.
- [9] M. Stewart, R. S. Howell, L. Pires, and M. K. Hatalis, "Polysilicon TFT technology for active matrix OLED displays," *IEEE Trans. Electron Devices*, vol. 48, no. 5, pp. 845–851, May 2001, doi: 10.1109/16.918227
- [10] S. Zhang, R. Han, J. Sin, and M. Chan, "Implementation and Characterization of Self-Aligned Double-Gate TFT with Thin Channel and Thick Source/Drain", *IEEE Trans. on Electron Devices*, May 2002, Vol. 49, No. 5, pp. 718-724, doi: 10.1109/16.998576.
- [11] S. Zhang, R. Han, M. Chan, "A Novel Self-Aligned Double Gate TFT Technology," *IEEE Electron Device Letters*, vol.22, no.11, June 2001 pp.530-532, doi: 10.1109/55.962653.
- [12] C.-C. Tsai, Y.-J. Lee, J.-L. Wang, K.-F. Wei, I.-C. Lee, C.-C. Chen, H.-C. Cheng, High-performance top and bottom double-gate low-temperature poly-silicon thin film transistors fabricated by excimer laser crystallization, *Solid-State Electronics*, 52 (2008) 365-371, doi: 10.1016/j.sse.2007.10.029.
- [13] M. Yamano, S.-I. Kuroki, T. Sato, and K. Kotani, "High-performance p poly-Si thin film transistors with highly biaxially oriented poly-Si thin films using double line beam continuous-wave laser lateral crystallization," *Jpn. J. Appl. Phys.*, vol. 53, no. 3S1, p. 03CC02, Feb. 2014.C, doi: 10.7567/jjap.53.03CC02.
- [14] S. D. Brotherton, D. J. McCulloch, J. B. Clegg, and J. P. Gowers, "Excimer-laser-annealed poly-Si thin-film transistors," *IEEE Trans. Electron Devices*, vol. 40, no. 2, pp. 407–413, Feb. 1993, doi: 10.1109/16.182521.
- [15] T. Sameshima, S. Usui, and M. Sekiya, "XeCl excimer laser annealing used in the fabrication of poly-Si TFT's," *IEEE Electron Device Lett.*, vol. 7, no. 5, pp. 276–278, May 1986, doi: 10.1109/EDL.1986.26372.
- [16] C. Lin, L. Cheng, Y. Lu, Y. lee, and H. Cheng, "High-performance low-temperature poly-Si TFTs crystallized by excimer laser irradiation with recessed-channel structure," *IEEE Electron Device Lett.*, vol. 22, no. 6, pp.269-271, June 2001, doi:10.1109/55.924838.
- [17] M. Sobey, K. Schmidt, B. Turk, R. Paetzel, Status and Future Promise of Excimer Laser Annealing for LTPS on Large Glass Substrates, *SID Symposium Digest of Technical Papers*, 45 (2014) 79-82, doi: 10.1002/j.2168-0159.2014.tb00022.x.
- [18] H. Xu, X. Wang, D. Hu, F. Zheng, J. Xiao, L. Lu, S. Zhang, Blue laser diode annealing-enhanced bottom-gate low-temperature Poly-Si thin-film transistors, *Materials Science in Semiconductor Processing*, 152 (2022) 107113, doi: 10.1016/j.mssp.2022.107113.
- [19] T. Noguchi, Y. Chen, T. Miyahira, J. de Dieu Mugiraneza, Y. Ogino, Y. Iida, E. Sahota, M. Terao, "Advanced Micro-Polycrystalline Silicon Films Formed by Blue-Multi-Laser-Diode Annealing", *Japanese Journal of Applied Physics*, 49 (2010) 03CA10, doi: 10.1143/JJAP.49.03CA10
- [20] T. Okada, J.d.D. Mugiraneza, K. Shirai, T. Suzuki, T. Noguchi, H. Matsushima, T. Hashimoto, Y. Ogino, E. Sahota, "Crystallization of Si Thin Film on Flexible Plastic Substrate by Blue Multi-Laser Diode Annealing", *Japanese Journal of Applied Physics*, 51 (2012) 03CA02, doi: 10.1143/JJAP.51.03CA02.
- [21] S. Jin, Y. Choe, S. Lee, T.-W. Kim, M. Mativenga, and J. Jang, "Lateral grain growth of amorphous silicon films with wide thickness range by blue laser annealing and application to high performance poly-Si TFTs," *IEEE Electron Device Lett.*, vol. 37, no. 3, pp. 291–294, Mar. 2016, doi: 10.1109/LED.2016.2518705.
- [22] S. Jin, M. Mativenga, J. Jang, High Performance LTPS Thin-film Transistors using Low Cost Polycrystalline Silicon by Blue Laser Annealing, *SID Symposium Digest of Technical Papers*, 47 (2016) 1143-1146, doi: 10.1002/sdtp.10835.
- [23] Y. H. Jung, S. Hong, S. Lee, S. Jin, T.-W. Kim, Y. Chang, and J. Jang, "Sequential lateral crystallization of amorphous silicon on glass by blue laser annealing for high mobility thin-film transistors," *Thin Solid Films*, vol. 681, pp.93–97, Nov. 2019, doi: 10.1016/j.tsf.2019.04.023.B.
- [24] A. B. Siddik, M. M. Billah, S. Lee, Y. J. Cho, S. Kang, S. Jang, J. Park, T. Lee, and J. Jang, "Blue laser annealed sub-micron channel P-type low temperature poly-Si TFT without kink effect for high-resolution display," *IEEE Electron Device Lett.*, vol. 42, no. 2, pp. 172–175, Feb. 2021, doi: 10.1109/LED.2020.3042468.D.
- [25] K. Sugihara, K. Shimoda, T. Okada, T. Noguchi, Low-temperature poly-Si TFTs of metal source and drain using blue-laser-diode annealing (BLDA), *Journal of Information Display*, 18 (2017) 173-176, doi: 10.1080/15980316.2017.1372315.
- [26] C.-H. Tseng, C.-W. Lin, T.-K. Chang, H.-C. Cheng, A. Chin, Effects of Excimer Laser Dopant Activation on Low Temperature Polysilicon Thin-Film Transistors with Lightly Doped Drains, *Electrochemical and Solid-State Letters*, 4 (2001) G94, doi: 10.1149/1.1405997.
- [27] W.-K. Lee, H.-S. Park, B.-S. Jeong, J. Choi, C.-W. Kim, Y. Hong, M.-K. Han, Asymmetric source/drain offset structure for reduced leakage current in polycrystalline-silicon thin-film transistors, *Journal of the SID*, 17 (2009) 501-505, doi: 10.1889/jsid17.6.501.
- [28] S. Zhang, R. Han, J. Sin and M. Chan, "Reduction of off-current in self-aligned double-gate TFT with mask-free symmetric LDD," *IEEE Trans. on Electron Devices*, vol. 49, no. 8, pp. 1490-1492, August 2002, doi: 10.1109/TED.2002.801232.