Probabilistic CTSS: analysis of timing error probability in asynchronous logic circuits | IEEE Conference Publication | IEEE Xplore