Implementation of near Shannon limit error-correcting codes using reconfigurable hardware | IEEE Conference Publication | IEEE Xplore