EOS/ESD analysis of high-density logic chips | IEEE Conference Publication | IEEE Xplore