Modeling the Interface Trap Density Influence on Junctionless Nanowire Transistors Behavior

This work proposes a methodology for the modeling of the interface traps influence on the electrical characteristics of Junction less Nanowire Transistors. The interface traps can influence the electrical behavior of junction less in both on-and off-states due to the partial depletion regime operation, in which the surface potential varies with the applied biases. The methodology validation is performed using numerical simulations, where the drain current, the trans conductance, the threshold voltage and the subthreshold slope have been analyzed. The modeling considering different traps energetic distributions has been demonstrated.