Simulation and Modelling of a Vertical a-Si:H PIN Photodiode-Gated LTPS TFT | IEEE Conference Publication | IEEE Xplore