Pairing ILVs for testing monolithic 3D integrated circuits | IEEE Conference Publication | IEEE Xplore