Cache-emulated register file: An integrated on-chip memory architecture for high performance GPGPUs | IEEE Conference Publication | IEEE Xplore