Power-dissipation driven FPGA place and route under timing constraints | IEEE Journals & Magazine | IEEE Xplore