Switched capacitor PLL frequency synthesizer

A technique for high resolution frequency synthesizer is introduced and analyzed. This technique is based on a duty cycle controlled oscillator circuit used as a fractional frequency divider placed in the feedback path of a phase locked loop. A design example is given with experimental results.