Yield optimization of CMOS logic circuit designs | IEEE Conference Publication | IEEE Xplore