Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs | IEEE Conference Publication | IEEE Xplore