Limiting factors for SOI VLSI high-level hardness: modeling and improving

Summary form only given. Some radiation hardness limiting mechanisms specific to SOI, at the elementary level and at the large-scale circuit level, are discussed. It is shown that LSI hardness at the 10 Megarad (Si) level is possible, and what kind of problems can be experienced beyond 100 Megarad (Si).<
>