Issues In High-speed Clocking

Performance of integrated digital function is increasingly limited by clock distribution. The steady increase in device performance, die size, and interconnect scaling places significant constraints on the design of both on-chip and inter-chip clocking networks for delay, skew, and fanout.