A thermal resilient integration of many-core microprocessors and main memory by 2.5D TSI I/Os | IEEE Conference Publication | IEEE Xplore