Silicon Etch with integrated metrology for through silicon via (TSV) reveal

Wet etch is a cost-effective process option to reveal through-silicon vias (TSVs). This paper addresses the methodology for using integrated wafer thickness measurements to provide complete process control.