Power-to-failure investigation for PNP-based ESD protections: From ns to ms

Power-to-Failure of PNP transistors used as ESD protection devices is analysed in this work both at experimental and simulation level. A complete analysis from ns to ms range is provided to evaluate the overall robustness of this solution not only for ESD events but also for EOS-like stresses.