20-Bit RISC and DSP System Design in an FPGA | IEEE Journals & Magazine | IEEE Xplore