Gate sizing for constrained delay/power/area optimization | IEEE Journals & Magazine | IEEE Xplore