Optimizing the physical implementation of a reconfigurable cache

The microprocessor performance is highly dependent on cache size and structure. This work presents a new design of a reconfigurable cache implemented on FPGA and based on a previous work. Advantages of the new design and the important enhancements are described and analyzed. Experimental background and tests carried out are also discussed. Tests results are favorable to the reconfigurable cache in terms of performance.