Modelling The Effects Of Instruction Queue Loading On A Static Instruction Stream Micro-architecture | IEEE Conference Publication | IEEE Xplore