Architectural vulnerability aware checkpoint placement in a multicore processor | IEEE Conference Publication | IEEE Xplore