Point defect yield model for wafer scale integration | IEEE Journals & Magazine | IEEE Xplore