Configuration Bitstream Reduction for SRAM-based FPGAs by Enumerating LUT Input Permutations | IEEE Conference Publication | IEEE Xplore