New arithmetic coder/decoder architectures based on pipelining | IEEE Conference Publication | IEEE Xplore