FPGA design of a variable sampling period PLL with a Digital Notch Filter for distorted grids | IEEE Conference Publication | IEEE Xplore