Digital shaping of static and dynamic mismatch errors in digital to analog converters

This paper gives an overview about digital mismatch compensation schemes for digital to analog converters (DACs). After introducing an error model for simulation a generalized segmented element selection logic (ESL) is presented. Variations of this ESL are compared with respect to their static performance. After that two algorithms to reduce the dynamic error are compared.