MPEG decoder architecture for embedded applications

A determinate global data transfer timing scheme will significantly reduce the complexity of global control and ease constraints on sub-modules. Such a scheme allows to construct functional modules based on an explicit performance and data flow requirement. A very low gate count hardware architecture for MPEG decoder is presented to demonstrate the concept.