An efficient dynamically reconfigurable on-chip network architecture | IEEE Conference Publication | IEEE Xplore