Four-Terminal-Relay Body-Biasing Schemes for Complementary Logic Circuits

Four-terminal-relay inverter circuit characteristics are investigated. To achieve maximum noise margin and zero crowbar current while allowing for relay-to-relay variations, the optimal biasing scheme provides for switching that is symmetric about V
_DD
/2 with minimum hysteresis and no possibility of both the pull-down and pull-up devices being on simultaneously.