Improved Shallow Trench Isolation For Sub-Halfmicron CMOS

This paper presents new results on shallow trench isolation with the use of tilted field implants for avoiding the field parasitic transistors. Isolation results and gate oxide breakdown voltage are presented and discussed. The fabrication of 0.7 μm DLM 16K SRAMs with this type of isolation has been demonstrated with results similar to standard isolation circuits.