Accelerating Critical Section Execution with Asymmetric Multicore Architectures | IEEE Journals & Magazine | IEEE Xplore