A Self-Isolation Scheme for Integrated Circuits

A self-isolation scheme is proposed for fabricating transistors in semiconductor integrated circuits. Such integrated circuits with double-diffused transistors require three diffusions and one epitaxial layer in the proposed process. Since no isolation or reach-through diffusions are involved, this technique could reduce the area of a memory or logic cell by 50% or more.