Optimization of Enzymatic Logic Gates and Networks for Noise Reduction and Stability | IEEE Conference Publication | IEEE Xplore