RF performance increase allowing IC timing adjustments by use of backside FIB processing

Dealing with timing related soft fails has become predominant with recent technologies and is expected more so future. A backside FIB edit procedure allowed trimming of internal timing conditions, with demonstrated FIB-induced speed enhancement > 20%. This proposed technique seems applicable to any on chip circuitry, expanding rapid prototyping options.