The design of decoders for Q-valued logic circuits | IEEE Conference Publication | IEEE Xplore